| 数据搜索系统,热门电子元器件搜索 |
|
R5F364AMDFB 数据表(PDF) 45 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R5F364AMDFB 数据表(HTML) 45 Page - Renesas Technology Corp |
|
45 / 92 page ![]() R01DS0032EJ0200 Rev.2.00 Page 45 of 88 Feb 07, 2011 M16C/64A Group 5. Electrical Characteristics 5.1.5 Flash Memory Electrical Characteristics Notes: 1. Set the PM17 bit in the PM1 register to 1 (one wait). 2. When the frequency is over this value, set the FMR17 bit in the FMR1 register to 0 (one wait) or the PM17 bit in the PM1 register to 1 (one wait) 3. Set the PM17 bit in the PM1 register to 1 (one wait). When using 125 kHz on-chip oscillator clock or sub clock as the CPU clock source, a wait is not necessary. Notes: 1. Definition of program and erase cycles: The program and erase cycles refer to the number of per-block erasures. If the program and erase cycles are n (n = 1,000), each block can be erased n times. For example, if a block is erased after writing 2 word data 16,384 times, each to a different address, this counts as one program and erase cycles. Data cannot be written to the same address more than once without erasing the block (rewrite prohibited). 2. Cycles to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed). 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. It is advisable to retain data on the erasure cycles of each block and limit the number of erase operations to a certain number. 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur. 5. Customers desiring program/erase failure rate information should contact a Renesas Electronics sales office. 6. The data hold time includes time that the power supply is off or the clock is not supplied. Table 5.8 CPU Clock When Operating Flash Memory (f(BCLK)) VCC1 = 2.7 to 5.5 V, Topr = -20°C to 85°C/-40°C to 85°C unless otherwise specified. Symbol Parameter Conditions Standard Unit Min. Typ. Max. - CPU rewrite mode 10 (1) MHz f(SLOW_R) Slow read mode 5 (3) MHz - Low current consumption read mode fC(32.768) 35 kHz - Data flash read 2.7 V ≤ V CC1 ≤ 3.0 V 16 (2) MHz 3.0 V < VCC1 ≤ 5.5 V 20 (2) MHz Table 5.9 Flash Memory (Program ROM 1, 2) Electrical Characteristics VCC1 = 2.7 to 5.5 V at Topr = 0°C to 60°C (option: -40°C to 85°C), unless otherwise specified. Symbol Parameter Conditions Standard Unit Min. Typ. Max. - Program and erase cycles (1), (3), (4) VCC1 = 3.3 V, Topr = 25°C 1,000 (2) times - 2 word program time VCC1 = 3.3 V, Topr = 25°C 150 4000 μs - Lock bit program time VCC1 = 3.3 V, Topr = 25°C 70 3000 μs - Block erase time VCC1 = 3.3 V, Topr = 25°C 0.2 3.0 s - Program, erase voltage 2.7 5.5 V - Read voltage Topr= -20°C to 85°C/-40°C to 85°C 2.7 5.5 V - Program, erase temperature 0 60 °C tPS Flash memory circuit stabilization wait time 50 μs - Data hold time (6) Ambient temperature = 55 °C 20 year |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |