数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AN2197 数据表(PDF) 5 Page - STMicroelectronics

部件名 AN2197
功能描述  Guidelines for migrating
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

AN2197 数据表(HTML) 5 Page - STMicroelectronics

  AN2197 Datasheet HTML 1Page - STMicroelectronics AN2197 Datasheet HTML 2Page - STMicroelectronics AN2197 Datasheet HTML 3Page - STMicroelectronics AN2197 Datasheet HTML 4Page - STMicroelectronics AN2197 Datasheet HTML 5Page - STMicroelectronics AN2197 Datasheet HTML 6Page - STMicroelectronics AN2197 Datasheet HTML 7Page - STMicroelectronics AN2197 Datasheet HTML 8Page - STMicroelectronics AN2197 Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 13 page
background image
AN2187
3 Feature compatibility
5/13
3
Feature compatibility
3.1
Pinout
TQFP44 or TQFP32 pin packages in all salestypes are fully pin to pin compatible. ST72F325
devices have addtional alternate functions for the 8-bit PWMART and I2C (see <Blue HT>Table
4).
Table 4.
Addition of 8-bit PWMART and I2C Alternate Function I/Os
Note: PWM3-0 are the Pulse Width Modulation outputs and ARTCLK is the external clock for
the 8-bit Auto reload timer. SDAI is the serial data and SCLI is the serial clock pin for the I2C
peripheral. N/A stands for not-available.
3.2
VDD Rise time
Some timing differences exist between the products (see<Blue HT>Table 5). The application
must ensure that the power supply ramps up within the time window specified for the
microcontroller.
Table 5.
VDD Rise time
3.3
Asynchronous RESET pin
The VIL/VIH of reset pin has been changed to 0.3Vdd/0.7Vdd from 0.16Vdd/0.85Vdd
respectively (see <Blue HT>Table 6).
Table 6.
RESET Pin Characteristics
ST72F325 only
TQFP44
PWM3
(pin 2)
PWM2
(pin 3)
PWM1
(pin 4)
PWM0
(pin 5)
ARTCLK
(pin 6)
SDAI
(pin 36)
SCLI
(pin 37)
TQFP32
PWM3
(pin 28)
N/A
N/A
PWM0
(pin 29)
ARTCLK
(pin 30)
SDAI
(pin 18)
SCLI
(pin 19)
Symbol
Description
Device
Conditions
Min
Max
VtPOR
VDD rise time
ST72F324 / 324B
ST72F321B / 325
LVD enabled
6
µs/V
100ms/V
ST72F321
LVD enabled
6
µs/V
20ms/V
ST72F324, ST72F321
ST72F324B, ST72F321B, ST72F325
Min
Max
Min
Max
VIL
0.16xVDD
0.3xVDD
VIH
0.85xVDD
0.7xVDD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com