DocID027335 Rev 2

7/19

AN4640

Peripherals interconnect matrix

18

2

Peripherals interconnect matrix

Peripherals in STM32F4 are interconnected by a network named Peripherals interconnect

matrix, that makes it possible to directly connect one peripheral to another without waking

up the CPU. Depending on peripherals, these interconnections can operate in Run, Sleep

and Stop modes.

Peripherals that respond to events are called Users, those that send events are called

Generators. Both types are listed in Table 2.

Table 2. Peripherals interconnect matrix for products listed in Table 1

Users

Timers

DMA

Analog

Generators

ADC

DAC

1

2312

TIM1

-

XXX

-

X

-

-

-

-

XXX

X

-

-

TIM2

X

-

XX

XXX

-

-

X

-

XX

XXX

TIM3

X

X

-X

X-X

-

-X

-X

X

X

-

-

TIM4

XXX

-

X

X

-

-

X

X

-

XX

XXX

TIM5

X

-

X

-

-

X

-

-

XX

-

X

X

XXX

TIM6

----

---

--

X

---

-

X

X

TIM7

----

---

--

X

---

-

X

X

TIM8

-

X

-

X

X

-

-

-

-

-

XXX

XXX

TIM10

----

--

X

---

---

---

TIM11

----

--

X

---

---

---

TIM13

----

---

-

X

-

---

---

TIM14

----

---

-

X

-

---

---

ADC

1

----

-

X

-

---

X

-

X

X

--

2

----

---

---

X

-

-

---

3

----

---

---

X

-

-

---

DAC

1

----

---

--

X

---

---

2

----

---

--

X

---

---

VSENSE

----

---

---

-

X

-

---

LSI

----

X

-

-

---

---

---

LSE

----

X

-

-

---

---

---

RTC

----

X

-

-

X

--

---

---

CSS

X

---

-

X

-

---

---

---