数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

LTC1090CSW 数据表(PDF) 3 Page - Linear Technology

部件名 LTC1090CSW
功能描述  Single Chip 10-Bit Data Acquisition System
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTC1090CSW 数据表(HTML) 3 Page - Linear Technology

  LTC1090CSW Datasheet HTML 1Page - Linear Technology LTC1090CSW Datasheet HTML 2Page - Linear Technology LTC1090CSW Datasheet HTML 3Page - Linear Technology LTC1090CSW Datasheet HTML 4Page - Linear Technology LTC1090CSW Datasheet HTML 5Page - Linear Technology LTC1090CSW Datasheet HTML 6Page - Linear Technology LTC1090CSW Datasheet HTML 7Page - Linear Technology LTC1090CSW Datasheet HTML 8Page - Linear Technology LTC1090CSW Datasheet HTML 9Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 28 page
background image
3
LTC1090
1090fc
CO VERTER A D
ULTIPLEXER CHARACTERISTICS
LTC1090A
LTC1090
PARAMETER
CONDITIONS
MIN
TYP
MAX
MIN
TYP
MAX
UNITS
Offset Error
(Note 4)
●
±0.5
±0.5
LSB
Linearity Error
(Notes 4 and 5)
●
±0.5
±0.5
LSB
Gain Error
(Note 4)
●
±1.0
±2.0
LSB
Total Unadjusted Error
VREF = 5.000V
●
±1.0
LSB
(Notes 4 and 6)
Reference Input Resistance
10
10
kΩ
Analog and REF Input Range
(Note 7)
(V–) – 0.05V to VCC 0.05V
V
On Channel Leakage Current
On Channel = 5V
●
11
µA
(Note 8)
Off Channel = 0V
On Channel = 0V
●
–1
–1
µA
Off Channel = 5V
Off Channel Leakage Current
On Channel = 5V
●
–1
–1
µA
(Note 8)
Off Channel = 0V
On Channel = 0V
●
11
µA
Off Channel = 5V
The ● denotes specifications which
apply over the full operating temperature range, otherwise specifications are TA = 25°C. (Note 3)
LTC1090/LTC1090A
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
tACC
Delay Time From CS↓ to DOUT Data Valid
(Note 9)
2
ACLK Cycles
tSMPL
Analog Input Sample Time
See Operating Sequence
5
SCLK Cycles
tCONV
Conversion Time
See Operating Sequence
44
ACLK Cycles
tdDO
Delay Time, SCLK
↓ to DOUT Data Valid
See Test Circuits
●
250
450
ns
tdis
Delay Time, CS
↑ to DOUT Hi-Z
See Test Circuits
●
140
300
ns
ns
ten
Delay Time, 2nd CLK
↓ to DOUT Enabled
See Test Circuits
●
150
400
ns
ns
thDO
Time Output Data Remains Valid After SCLK
↓
50
ns
tf
DOUT Fall Time
See Test Circuits
●
90
300
ns
ns
tr
DOUT Rise Time
See Test Circuits
●
60
300
ns
ns
CIN
Input Capacitance
Analog Inputs
On Channel
65
pF
Off Channel
5
pF
Digital Inputs
5
pF
The ● denotes specifications which apply over the full operating
temperature range, otherwise specification are TA = 25°C. (Note 3)
AC ELECTRICAL CHARACTERISTICS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com