LTC1553_15 datasheet(9/24 Pages) LINER

9 / 24 page

LTC1553

Table 3. Rated Output Voltage (cont)

INPUT PIN

RATED OUTPUT

VID4

VID3

VID2

VID1

VID0

VOLTAGE (V)

FU CTIO TABLES

Table 1. OT Logic

OUTEN (V)

OT*

< 2

> 2

Table 2. PWRGD and FAULT Logic

INPUT

OUTPUT*

OUTEN

VSENSE**

FAULT

PWRGD

010

< 95%

> 95%

< 105%

>105%

> 115%

Table 3. Rated Output Voltage

INPUT PIN

RATED OUTPUT

VID4

VID3

VID2

VID1

VID0

VOLTAGE (V)

1111

Disabled † (1.30)

1110

Disabled † (1.35)

1101

Disabled † (1.40)

1100

Disabled † (1.45)

1011

Disabled † (1.50)

1010

Disabled † (1.55)

1001

Disabled † (1.60)

1000

Disabled † (1.65)

0111

Disabled † (1.70)

0110

Disabled † (1.75)

0101

1.80

0100

1.85

0011

1.90

0010

1.95

0001

2.00

0000

2.05

1111

SHDN

1110

2.1

1101

2.2

1100

2.3

1011

2.4

1010

2.5

1001

2.6

1000

2.7

0111

2.8

0110

2.9

0101

3.0

0100

3.1

0011

3.2

0010

3.3

0001

3.4

0000

3.5

* With external pull-up resistor

** With respect to the output voltage selected in Table 3 as required by

Intel Specification VRM 8.2

† These code selections are disabled in LTC1553

X Don’t care

LTC1553 数据表(PDF) 9 Page - Linear Technology

LTC1553 数据表(HTML) 9 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表下载