数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LTC1522CS8 数据表(PDF) 5 Page - Linear Technology

部件名 LTC1522CS8
功能描述  Micropower, Regulated 5V Charge Pump DC/DC Converter
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTC1522CS8 数据表(HTML) 5 Page - Linear Technology

  LTC1522CS8 Datasheet HTML 1Page - Linear Technology LTC1522CS8 Datasheet HTML 2Page - Linear Technology LTC1522CS8 Datasheet HTML 3Page - Linear Technology LTC1522CS8 Datasheet HTML 4Page - Linear Technology LTC1522CS8 Datasheet HTML 5Page - Linear Technology LTC1522CS8 Datasheet HTML 6Page - Linear Technology LTC1522CS8 Datasheet HTML 7Page - Linear Technology LTC1522CS8 Datasheet HTML 8Page - Linear Technology  
Zoom Inzoom in Zoom Outzoom out
 5 / 8 page
background image
5
LTC1522
APPLICATIONS INFORMATION
A ceramic capacitor is recommended for the flying capaci-
tor with a value in the range of 0.1
µF to 0.22µF. Note that
a large value flying cap (> 0.22
µF) will increase output
ripple unless COUT is also increased. For very low load
applications, CFLY may be reduced to 0.01µF to 0.047µF.
This will reduce output ripple at the expense of efficiency
and maximum output current.
Output Ripple
Normal LTC1522 operation produces voltage ripple on the
VOUT pin. Output voltage ripple is required for the LTC1522
to regulate. Low frequency ripple exists due to the hyster-
esis in the sense comparator and propagation delays in the
charge pump enable/disable circuits. High frequency ripple
is also present mainly due to ESR (Equivalent Series
Resistance) in the output capacitor. Typical output ripple
under maximum load is 50mVP-P with a low ESR 10µF
output capacitor.
The magnitude of the ripple voltage depends on several
factors. High input voltages (VIN > 3.3V) increase the output
ripple since more charge is delivered to COUT per clock
cycle. A large flying capacitor (> 0.22
µF) also increases
ripple for the same reason. Large output current load and/
or a small output capacitor (< 10
µF) results in higher ripple
due to higher output voltage dV/dt. High ESR capacitors
(ESR > 0.5
Ω) on the output pin cause high frequency
voltage spikes on VOUT with every clock cycle.
There are several ways to reduce the output voltage ripple.
A larger COUT capacitor (22µF or greater) will reduce both
the low and high frequency ripple due to the lower COUT
charging and discharging dV/dt and the lower ESR typi-
cally found with higher value (larger case size) capacitors.
A low ESR ceramic output capacitor will minimize the high
frequency ripple, but will not reduce the low frequency
ripple unless a high capacitance value is chosen. A reason-
able compromise is to use a 10
µF to 22µF tantalum
capacitor in parallel with a 1
µF to 3.3µF ceramic capacitor
on VOUT to reduce both the low and high frequency ripple.
An RC filter may also be used to reduce high frequency
voltage spikes (see Figure 1).
VOUT
5V
LTC1522
3
15
µF
TANTALUM
1
µF
CERAMIC
VOUT
5V
VOUT
+
LTC1522
3
1522 F01
3.9
10
µF
TANTALUM
10
µF
TANTALUM
VOUT
+
+
Figure 1. Output Ripple Reduction Techniques
In low load or high VIN applications, smaller values for
CFLY may be used to reduce output ripple. A smaller flying
capacitor (0.01
µF to 0.047µF) delivers less charge per
clock cycle to the output capacitor resulting in lower
output ripple. However, the smaller value flying caps also
reduce the maximum IOUT capability as well as efficiency.
Inrush Currents
During normal operation, VIN will experience current tran-
sients in the 50mA to 100mA range whenever the charge
pump is enabled. During start-up, these inrush currents
may approach 250mA. For this reason, it is important to
minimize the source resistance between the input supply
and the VIN pin. Too much source resistance may result in
regulation problems or even prevent start-up.
Ultralow Quiescent Current (IQ = 2.1µA)
Regulated Supply
The LTC1522 contains an internal resistor divider (refer to
the Block Diagram) that draws only 1
µA (typ) from VOUT.
During no-load conditions, the internal load causes a
droop rate of only 100mV per second on VOUT with
COUT = 10µF. Applying a 2Hz to 100Hz, 95% to 98% duty
cycle signal to the SHDN pin ensures that the circuit of
Figure 2 comes out of shutdown frequently enough to
maintain regulation during no-load or low-load condi-
tions. Since the part spends nearly all of its time in
shutdown, the no-load quiescent current (see Figure 3a) is
approximately equal to (VOUT)(1µA)/(VIN)(Efficiency).



Html Pages

1 2 3 4 5 6 7 8


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com