数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LTC1664IGN 数据表(PDF) 10 Page - Linear Technology

部件名 LTC1664IGN
功能描述  Micropower Quad 10-Bit DAC
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTC1664IGN 数据表(HTML) 10 Page - Linear Technology

Back Button LTC1664IGN Datasheet HTML 6Page - Linear Technology LTC1664IGN Datasheet HTML 7Page - Linear Technology LTC1664IGN Datasheet HTML 8Page - Linear Technology LTC1664IGN Datasheet HTML 9Page - Linear Technology LTC1664IGN Datasheet HTML 10Page - Linear Technology LTC1664IGN Datasheet HTML 11Page - Linear Technology LTC1664IGN Datasheet HTML 12Page - Linear Technology LTC1664IGN Datasheet HTML 13Page - Linear Technology LTC1664IGN Datasheet HTML 14Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 16 page
background image
10
LTC1664
Voltage Outputs
Each of the four rail-to-rail output amplifiers contained in
these parts can source or sink up to 5mA. The outputs
swing to within a few millivolts of either supply rail when
unloaded and have an equivalent output resistance of 85
when driving a load to the rails. The output amplifiers are
stable driving capacitive loads up to 1000pF.
A small resistor placed in series with the output can be
used to achieve stability for any load capacitance. A 1
µF
load can be successfully driven by inserting a 20
Ω resis-
tor; a 2.2
µF load needs only a 10Ω resistor. In either case,
larger values of resistance, capacitance or both may be
safely substituted for the values given.
Rail-to-Rail Output Considerations
In any rail-to-rail voltage output DAC, the output is limited
to voltages within the supply range.
If the DAC offset is negative, the output for the lowest
codes limits at 0V as shown in Figure 3b.
Similarly, limiting can occur near full scale when the REF
pin is tied to VCC. If VREF = VCC and the DAC full-scale error
(FSE) is positive, the output for the highest codes limits at
VCC as shown in Figure 3c. No full-scale limiting can occur
if VREF is less than VCC – FSE.
Offset and linearity are defined and tested over the region
of the DAC transfer function where no output limiting can
occur.
OPERATIO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com