数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LTC8143FSW 数据表(PDF) 4 Page - Linear Technology

部件名 LTC8143FSW
功能描述  Improved Industry Standard Serial 12-Bit Multiplying DACs
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTC8143FSW 数据表(HTML) 4 Page - Linear Technology

  LTC8143FSW Datasheet HTML 1Page - Linear Technology LTC8143FSW Datasheet HTML 2Page - Linear Technology LTC8143FSW Datasheet HTML 3Page - Linear Technology LTC8143FSW Datasheet HTML 4Page - Linear Technology LTC8143FSW Datasheet HTML 5Page - Linear Technology LTC8143FSW Datasheet HTML 6Page - Linear Technology LTC8143FSW Datasheet HTML 7Page - Linear Technology LTC8143FSW Datasheet HTML 8Page - Linear Technology  
Zoom Inzoom in Zoom Outzoom out
 4 / 8 page
background image
4
LTC7543/LTC8143
VDD = 5V, VREF = 10V, VOUT1 = VOUT2 = AGND = DGND = 0V, TA = TMIN to TMAX, unless otherwise specified.
ELECTRICAL CHARACTERISTICS – LTC7543/LTC8143
The q denotes specifications which apply over the full operating
temperature range.
Note 1:
±0.5LSB = ±0.012% of full scale.
Note 2: Using internal feedback resistor.
Note 3: Guaranteed by design, not subject to test.
Note 4: IOUT1 with DAC register loaded with all 0s or IOUT2 with DAC
register loaded with all 1s.
Note 5: Typical temperature coefficient is 100ppm/
°C.
Note 6: OUT 1 load = 100
Ω in parallel with 13pF.
Note 7: To 0.01% for a full-scale change, measured from falling edge of
LD1 or LD2.
Note 8: VREF = 0V. DAC register contents changed from all 0s to all 1s or
from all 1s to all 0s.
Note 9: VREF = 6VRMS at 1kHz. DAC register loaded with all 1s.
Note 10: Calculation from en = √4KTRB where: K = Boltzmann constant
(J/K
°); R = resistance (Ω); T = resistor temperature (°K); B = bandwidth
(Hz).
Note 11: Minimum high time for STB1, STB2, STB4. Minimum low time
for STB3.
Note 12. Minimum low time for STB1, STB2, STB4. Minimum high time
for STB3.
LTC7543/LTC8143
ALL GRADES
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Timing Characteristics (Note 3)
tDS1
Serial Input to Strobe Setup Time
STB1 Used as the Strobe
q
50
5
ns
tDS2
STB2 Used as the Strobe
q
20
– 5
ns
tDS3
STB3 Used as the Strobe
q
0– 30
ns
tDS4
STB4 Used as the Strobe
q
0– 30
ns
tDH1
Serial Input to Strobe Hold Time
STB1 Used as the Strobe
q
30
10
ns
tDH2
STB2 Used as the Strobe
q
50
25
ns
tDH3
STB3 Used as the Strobe
q
80
55
ns
tDH4
STB4 Used as the Strobe
q
80
55
ns
tSRI
Serial Input Data Pulse Width
q
80
ns
tSTB1, tSTB2, Strobe Pulse Width
(Note 11)
q
80
ns
tSTB3, tSTB4
tSTB1, tSTB2, Strobe Pulse Width
(Note 12)
q
80
ns
tSTB3, tSTB4
tLD1, tLD2
Load Pulse Width
q
140
ns
tASB
LSB Strobed into Input Register
q
0ns
to Load DAC Register Time
tCLR
Clear Pulse Width
q
80
ns
SRO Timing Characteristics (LTC8143 Only)
tPD
STB2, STB3, STB4 Strobe to SRO
CL = 50pF
q
220
120
ns
Propagation Delay
tPD1
STB1 to SRO Propagation Delay
CL = 50pF
q
150
80
ns
Power Supply
VDD
Supply Voltage
q
4.75
5
5.25
V
IDD
Supply Current
Digital Inputs = 0V or VDD
q
0.1
mA
Digital Inputs = VIH or VIL
q
2mA
(tSTB = 80ns)
(tSTB = 80ns)



Html Pages

1 2 3 4 5 6 7 8


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com