| 数据搜索系统,热门电子元器件搜索 |
|
LTC8143FSW 数据表(PDF) 6 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC8143FSW 数据表(HTML) 6 Page - Linear Technology |
|
6 / 8 page ![]() 6 LTC7543/LTC8143 TRUTH TABLES Table 1. LTC7543/LTC8143 Input Register CONTROL INPUTS Input Register Operation STB1 STB2 STB3 STB4 (LTC8143: SRO Operation) 0 1 0 Serial Data Bit on SRI Loaded into Input 0 1 0 Register, MSB First 0 0 0 (LTC8143: Data Bit or SRI Appears on 0 0 1 SRO Pin After 12 Clocked Bits) 1 X X X No Input Register Operation X 1 X X (LTC8143: No SRO Operation) X X0X XXX 1 Table 2. LTC7543/LTC8143 DAC Register CONTROL INPUTS CLR LD1 LD2 DAC Register Operation 0 X X Reset DAC Register to All 0s (Asynchronous Operation; No Effect on Input Register) 1 1 X No DAC Register Operation 1X 1 1 0 0 Load DAC Register with the Contents of Input Register TYPICAL APPLICATIONS VDD VREF LTC7543 LTC8143 RFB AGND DGND 3 12 10 4 7 5 6 9 8 11 2 14 13 5V VREF –10V TO 10V TO NEXT DAC FOR DAISY-CHAINING (LTC8143) 15 16 1 OUT 1 33pF 0.1 µF VOUT 0V TO –VREF 7543/8143 TA03 OUT 2 LT1097 CLR STB3 STB1 SRI LD1 SRO (LTC8143) LD2 STB2 STB4 µP Unipolar Operation (2-Quadrant Multiplication) DIGITAL INPUT BINARY NUMBER IN ANALOG OUTPUT DAC REGISTER VOUT MSB LSB 1111 1111 1111 – VREF (4095/4096) 1000 0000 0000 – VREF (2048/4096) = – VREF/2 0000 0000 0001 – VREF (1/4096) 0000 0000 0000 0V Unipolar Binary Code Table |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |