数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TLS820F0 数据表(PDF) 21 Page - Infineon Technologies AG

部件名 TLS820F0
功能描述  Low Dropout Linear Voltage Regulator
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INFINEON [Infineon Technologies AG]
网页  http://www.infineon.com
标志 INFINEON - Infineon Technologies AG

TLS820F0 数据表(HTML) 21 Page - Infineon Technologies AG

Back Button TLS820F0 Datasheet HTML 17Page - Infineon Technologies AG TLS820F0 Datasheet HTML 18Page - Infineon Technologies AG TLS820F0 Datasheet HTML 19Page - Infineon Technologies AG TLS820F0 Datasheet HTML 20Page - Infineon Technologies AG TLS820F0 Datasheet HTML 21Page - Infineon Technologies AG TLS820F0 Datasheet HTML 22Page - Infineon Technologies AG TLS820F0 Datasheet HTML 23Page - Infineon Technologies AG TLS820F0 Datasheet HTML 24Page - Infineon Technologies AG TLS820F0 Datasheet HTML 25Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 41 page
background image
TLS820F0
Block Description and Electrical Characteristics
Data Sheet
21
Rev. 1.1, 2015-07-27
5.7
Reset
The TLS820F0’s output voltage is supervised by the Reset feature, including Undervoltage Reset, delayed Reset
at Power-On and an adjustable Reset Threshold.
The Undervoltage Reset function sets the pin RO to LOW, in case
V
Q is falling for any reason below the Reset
Threshold
V
RT,low.
When the regulator is powered on, the pin RO is held at LOW for the duration of the Power-On Reset Delay Time
t
rd.
Figure 6
Block Diagram Reset Circuit
Reset Delay Time
The pin DT1 is used to set the desired Reset Delay Time
t
rd. Connect this pin either to GND or Q to select the
timing according to Table 8.
Power-On Reset Delay Time
The power-on reset delay time is defined by the parameter trd and allows a microcontroller and oscillator to start
up. This delay time is the time period from exceeding the upper reset switching threshold
V
RT,high until the reset is
released by switching the reset output “RO” from “LOW” to “HIGH”.
Undervoltage Reset Delay Time
Unlike the power-on reset delay time, the undervoltage reset delay time is defined by the parameter trd and
considers an output undervoltage event where the output voltage
V
Q trigger the VRT,low threshold.
Reset Blanking Time
The reset blanking time
t
rr,blank avoids that short undervoltage spikes trigger an unwanted reset “low” signal.
Table 8
Reset DelayTime Selection
DT1 connected to
t
rd
GND
16.5 ms
Q
8.5 ms
GND
Q
I
OR
Supply
RO
RADJ
Control
Reset
C
Q
VDD
Micro-
Controller
GND
RADJ,1
RADJ,2
RRO,int
I
RO
I
RADJ
Timer
S
R
Q
OR
Reference
DT1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com