X9241AMPIZ datasheet(11/17 Pages) INTERSIL

11 / 17 page

FN8164.7

August 17, 2015

Power-up Requirements (Power Up sequencing can affect correct recall of the wiper registers)

The preferred power-on sequence is as follows: First VCC, then the potentiometer pins. It is suggested that Vcc reach 90% of its

final value before power is applied to the potentiometer pins. The VCC ramp rate specification should be met, and any glitches or

slope changes in the VCC line should be held to <100mV if possible. Also, VCC should not reverse polarity by more than 0.5V.

NOTES:

7. Limits should be considered typical and are not production tested.

8. Limits established by characterization and are not production tested.

9. Maximum Wiper Current is derated over temperature. See the Wiper Current Derating Curve.

10. Ti value denotes the maximum noise glitch pulse width that the device will ignore on either SCL or SDA pins. Any noise glitch pulse width that

is greater than this maximum value will be considered as a valid clock or data pulse and may cause communication failure to the device.

11. Parts are 100% tested at either +70°C or +85°C. Over temperature limits established by characterization and are not production tested.

Symbol Table

Endurance and Data Retention

PARAMETER

MIN

UNIT

Minimum endurance

100,000

Data changes per bit per register

Data retention

100

Years

Capacitance

SYMBOL

PARAMETER

TEST CONDITION

TYP

UNIT

CI/O (Note 7)

Input/output capacitance (SDA)

VI/O = 0V

CIN (Note 7)

Input capacitance (A0, A1, A2, A3 and SCL)

VIN = 0V

Power-up Timing

SYMBOL

PARAMETER

MIN

(Note 11)

TYP

MAX

(Note 11)

UNIT

tPUR (Note 8)

Power-up to initiation of read operation

tPUW (Note 8)

Power-up to initiation of write operation

tRVCC

VCC Power up ramp rate

0.2

V/ms

AC Conditions of Test

Input pulse levels

VCC x 0.1 to VCC x 0.9

Input rise and fall times

10ns

Input and output timing levels

VCC x 0.5

Input pulse levels

VCC x 0.1 to VCC x 0.9

WAVEFORM

INPUTS

OUTPUTS

Must be

steady

Will be

steady

May change

from LOW

to HIGH

Will change

from LOW

to HIGH

May change

from HIGH

to LOW

Will change

from HIGH

to LOW

Don’t Care:

Changes

Allowed

Changing:

State Not

Known

N/A

Center Line

is High

Impedance

X9241A

X9241AMPIZ 数据表(PDF) 11 Page - Intersil Corporation

X9241AMPIZ 数据表(HTML) 11 Page - Intersil Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17

数据表下载

链接网址

X9241AMPIZ 数据表(PDF) 11 Page - Intersil Corporation

X9241AMPIZ 数据表(HTML) 11 Page - Intersil Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17

数据表 下载

链接网址

数据表下载