6-3

File Number

2791.10

NOTE: The design of the SP720 SCR/Diode ESD Protection Arrays is covered by Littelfuse patent

4567500.

1-800-999-9445 or 1-847-824-1188

SP720

Electronic Protection Array for ESD and

Over-Voltage Protection

The SP720 is an array of SCR/Diode bipolar structures for

ESD and over-voltage protection to sensitive input circuits.

The SP720 has 2 protection SCR/Diode device structures

per input. A total of 14 available inputs can be used to

protect up to 14 external signal or bus lines. Over-voltage

protection is from the IN (pins 1-7 and 9-15) to V+ or V-. The

SCR structures are designed for fast triggering at a

clamp to V+ is activated if a transient pulse causes the input

above V+. A similar clamp to V- is activated if a negative

Standard ESD Human Body Model (HBM) Capability is:

Refer to Figure 1 and Table 1 for further detail. Refer to

Application Note AN9304 and AN9612 for additional

information.

Pinout

SP720 (PDIP, SOIC)

TOP VIEW

Features

• ESD Interface Capability for HBM Standards

- MIL STD 3015.7 . . . . . . . . . . . . . . . . . . . . . . . . . . . 15kV

- IEC 1000-4-2, Direct Discharge,

Single Input. . . . . . . . . . . . . . . . . . . . . . . . 4kV (Level 2)

Two Inputs in Parallel . . . . . . . . . . . . . . . . 8kV (Level 4)

- IEC 1000-4-2, Air Discharge. . . . . . . . . . 15kV (Level 4)

• High Peak Current Capability

- IEC 1000-4-5 (8/20

µs) . . . . . . . . . . . . . . . . . . . . . . ±3A

- Single Pulse, 100

µs Pulse Width . . . . . . . . . . . . . . ±2A

- Single Pulse, 4

µs Pulse Width . . . . . . . . . . . . . . . . ±5A

• Designed to Provide Over-Voltage Protection

- Single-Ended Voltage Range to . . . . . . . . . . . . . . .+30V

- Differential Voltage Range to . . . . . . . . . . . . . . . .

±15V

• Fast Switching . . . . . . . . . . . . . . . . . . . . . . . 2ns Risetime

• Low Input Capacitance. . . . . . . . . . . . . . . . . . . . 3pF (Typ)

• An Array of 14 SCR/Diode Pairs

Applications

• Microprocessor/Logic Input Protection

• Data Bus Protection

• Analog Device Input Protection

• Voltage Clamp

Functional Block Diagram

HBM STANDARD

MODE

R

C

ESD (V)

IEC 1000-4-2

Air

330

Ω

150pF

>15kV

Direct

330

Ω

150pF

>4kV

Direct, Dual Pins

330

Ω

150pF

>8kV

MIL-STD-3015.7

Direct, In-circuit

1.5k

Ω 100pF

>15kV

Ordering Information

PART NO.

TEMP. RANGE

PACKAGE

PKG.

NO.

SP720AP

-40 to 105

16 Ld PDIP

E16.3

SP720AB

-40 to 105

16 Ld SOIC

M16.15

SP720ABT

-40 to 105

16 Ld SOIC

Tape and Reel

M16.15

14

15

16

9

13

12

11

10

1

2

3

4

5

7

6

8

IN

IN

IN

IN

IN

IN

V-

IN

V+

IN

IN

IN

IN

IN

IN

IN

V+ 16

1

8

2

3 - 7

9 - 15

IN

IN

IN

V-

Data Sheet

January 1998

[ /Title

(SP720

)

/Sub-

ject

(Elec-

tronic

Protec-

tion

Array

for

ESD

and

Over-

Volt-

age

Protec-

tion)

/Autho

r ()

/Key-

words

(TVS,

Tran-

sient

Sup-

pres-

sion,

Protec-

tion,

ESD,

IEC,

EMC,

Elec-

tro-

magnet

ic

Com-