R6986 datasheet(5/62 Pages) STMICROELECTRONICS

5 / 62 page

DocID026996 Rev 2

5/62

R6986

Pin settings

2.1

Pin connection

Figure 2. Pin connection (top view)

2.2

Pin description

Table 1. Pin description

No.

Description

1RST

The RST open collector output is driven low when the output voltage is out of regulation. The RST

is released after an adjustable time DELAY once the output voltage is over the active delay

threshold.

2VCC

Connect a ceramic capacitor (≥ 470 nF) to filter internal voltage reference. This pin supplies the

embedded analog circuitry.

SS/INH

An open collector stage can disable the device clamping this pin to GND (INH mode). An internal

current generator (2

A typ.) charges the external capacitor to implement the soft-start.

SYNCH

Master / slave synchronization

5FSW

A pull up resistor (E24 series only) to VCC or pull down to GND selects the switching frequency.

Pinstrapping is active only before the soft-start phase to minimize the IC consumption.

6MLF

A pull up resistor (E24 series only) to VCC or pull down to GND selects the low noise mode/low

consumption mode and the active RST threshold. Pinstrapping is active only before the soft-start

phase to minimize the IC consumption.

COMP

Output of the error amplifier. The designed compensation network is connected at this pin.

8DELAY

An external capacitor connected at this pin sets the time DELAY to assert the rising edge of the

RST o.c. after the output voltage is over the reset threshold. If this pin is left floating, RST is like

a power good.

Inverting input of the error amplifier

SGND

Signal GND

PGND

Power GND

R6986 数据表(PDF) 5 Page - STMicroelectronics

R6986 数据表(HTML) 5 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表下载