数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STCOM 数据表(PDF) 9 Page - STMicroelectronics

部件名 STCOM
功能描述  Powerline communication and application system-on-chip
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STCOM 数据表(HTML) 9 Page - STMicroelectronics

Back Button STCOM Datasheet HTML 5Page - STMicroelectronics STCOM Datasheet HTML 6Page - STMicroelectronics STCOM Datasheet HTML 7Page - STMicroelectronics STCOM Datasheet HTML 8Page - STMicroelectronics STCOM Datasheet HTML 9Page - STMicroelectronics STCOM Datasheet HTML 10Page - STMicroelectronics STCOM Datasheet HTML 11Page - STMicroelectronics STCOM Datasheet HTML 12Page - STMicroelectronics STCOM Datasheet HTML 13Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 58 page
background image
DocID028515 Rev 1
9/58
STCOM
Description
58
1.2
Power line communication (PLC) sub-system
The STCOM device embeds a full narrow band power line communication (NB-PLC) sub-
system, comprising the RTE, DFE, AFE and line driver.
The AFE and line driver have been designed for a differential power line interface; however,
single-ended operation is possible for simpler hardware application development.
The DC to 500 kHz signal bandwidth is supported, targeting a number of possible NB-PLC
solutions.
1.2.1
Real-time engine (RTE)
To match a performance required by emerging NB-PLC standards, the STCOM embeds
a proprietary dedicated reprogrammable machine, the real-time engine. It is able to address
specific functionalities exploited by OFDM and the ones adopted in the current and future
NB- PLC standards in an efficient way.
1.2.2
Digital front-end (DFE)
Transmission and reception filter chains
The DFE includes programmable transmission/reception digital filter chains to fit the signal
bandwidth in different PLC modulation cases. The ADC and DAC clock frequencies are
controlled by the DFE to get the right sample rate fitting the filter chain configuration.
Automatic gain control (AGC)
The DFE implements the automatic gain control (AGC) block for the PGA, whose purpose is
to adapt the signal to the ADC dynamic.
Current control (CC)
The DFE includes also the current control (CC) block for the line driver to limit the maximum
output current.
1.2.3
Analog front-end (AFE)
Receiving chain
The STCOM AFE features a programmable gain amplifier (PGA) and a dedicated analog-to-
digital converter (ADC) to achieve high RX sensitivity and a wide input range.
Transmission chain
The transmitted signal, generated in the digital domain, is fed into a dedicated digital-to-
analog converter (DAC).
The DAC output is then fed into a predriver for buffering and applying an additional gain
before the line driver.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com