| 数据搜索系统,热门电子元器件搜索 |
|
LED2472G 数据表(PDF) 13 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LED2472G 数据表(HTML) 13 Page - STMicroelectronics |
|
13 / 39 page ![]() DocID024620 Rev 3 13/39 LED2472G Switching characteristics 5 Switching characteristics Vdd = 3.3 V, Tj = 25 °C, GRG = “1” (gain reg), Rext = 13 kΩ, unless otherwise specified. Table 6. Switching characteristics(1)(2) Symbol Parameter Conditions Min. Typ. Max. Unit fclk Clock frequency Cascade operation - - 30 MHz tr(SDO) SDO rise time Rext = 13 kΩ; Iout = 21 mA Vout = 0.6 V VIH = VDD; VIL = GND RL = 56 Ω; CL = 10 pF CFG-0 = CFG-1 = CFG-2 = “0” -5- ns tf(SDO) SDO fall time - 5 - tPLH2 LE-OUTn(3) Propagation delay time (“L” to “H”) -70- tPLH3 OE-OUTn(3) - 100 - tPLH CLK-SDO CFG-7 = ‘0’ 815 25 tPHL2 LE-OUTn(3) Propagation delay time (“H” to “L”) -70- tPHL3 OE-OUTn(3) -100 - tPHL CLK-SDO CFG-7= ‘0’ 815 25 tw(CLK) CLK Pulse width 20 - - tW(OE)OE 150(4) -- tw(L) LE 20 - - tgr-d Gradual delay Ch to Ch 10 tsu(L) Setup time for LE 5 - - th(L) Hold time for LE 5 - - tsu(D) Setup time for SDI 5 - - th(D) Hold time for SDI 10 - - tor(5) Maximum CLK rise time - - 5 µs tof(5) Maximum CLK fall time - - 5 Iout-ov Output current turn-on overshoot Vout = 0.3 to 3 V CL = 10 pF; Iout = 5 to 61 mA -- 10 % tn-err Normal error detection minimum output ON time -- 1 µs |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |