数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STAP16DPS05 数据表(PDF) 9 Page - STMicroelectronics

部件名 STAP16DPS05
功能描述  Low voltage 16-bit constant current LED sink driver
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STAP16DPS05 数据表(HTML) 9 Page - STMicroelectronics

Back Button STAP16DPS05 Datasheet HTML 5Page - STMicroelectronics STAP16DPS05 Datasheet HTML 6Page - STMicroelectronics STAP16DPS05 Datasheet HTML 7Page - STMicroelectronics STAP16DPS05 Datasheet HTML 8Page - STMicroelectronics STAP16DPS05 Datasheet HTML 9Page - STMicroelectronics STAP16DPS05 Datasheet HTML 10Page - STMicroelectronics STAP16DPS05 Datasheet HTML 11Page - STMicroelectronics STAP16DPS05 Datasheet HTML 12Page - STMicroelectronics STAP16DPS05 Datasheet HTML 13Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 34 page
background image
DocID024315 Rev 6
9/34
STAP16DPS05
Electrical characteristics
34
3.1
Switching characteristics
VDD = 5 V, Tj = 25 °C, unless otherwise specified.
Table 8. Switching characteristics (1)(2)
Symbol
Parameter
Test conditions
Min.
Typ.
Max.
Unit
fclk
Clock frequency
Cascade operation
30
MHz
tPLH1
CLK-OUTn
LE\DM1 = H
OE\DM2 = L
Propagation
delay time
(“L” to “H”)
VIH = VDD
VIL = GND
CL = 10 pF
Io = 20 mA
VL = 3 V
Rext = 1 KΩ
RL = 60
Ω
VDD= 3.3 V
40
45
ns
VDD = 5 V
20
45
tPLH2
LE\DM1-OUTn
OE\DM2 = L
VDD = 3.3 V
51
80
ns
VDD = 5 V
32
50
tPLH3
OE\DM2-OUTn
LE\DM1 = H
VDD = 3.3 V
50
80
ns
VDD = 5 V
30
50
tPLH
CLK - SDO
VDD = 3.3 V
22
35
ns
VDD = 5 V
15
25
tPHL1
CLK-OUTn
LE\DM1 = H
OE\DM2 = L
Propagation
delay time
(“H” to “L”)
VDD = 3.3 V
15
25
ns
VDD = 5 V
12
20
tPHL2
LE\DM1-OUTn
OE\DM2 = L
VDD = 3.3 V
13
25
ns
VDD = 5 V
10
15
tPHL3
OE\DM2-OUTn
LE\DM1 = H
VDD = 3.3 V
12
20
ns
VDD = 5 V
10
15
tPHL
CLK - SDO
VDD = 3.3 V
25
40
ns
VDD = 5 V
18
25
tON
Output rise time
10~90 % of voltage
waveform
VDD = 3.3 V
35
55
ns
VDD = 5 V
10
20
tOFF
Output fall time
90~10 % of voltage
waveform
VDD = 3.3 V
4
10
ns
VDD = 5 V
3
8
tr
CLK rise time(3)
5
µs
tf
CLK fall time(3)
5
1.
All table limits are guaranteed by design.
2.
Not tested in production.
3.
If devices are connected in cascade and tr or tf is large, it may be critical to achieve the timing required for data transfer
between two cascaded devices.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com