AD6679 datasheet(13/81 Pages) AD

13 / 81 page

Data Sheet

AD6679

Rev. B | Page 13 of 81

CLK+

DCO± (DATA CLOCK OUTPUT)

0° PHASE ADJUST

DCO± (DATA CLOCK OUTPUT)

180° PHASE ADJUST

SYNC+

APERTURE DELAY

N + x

N + 33

N + 34

N + 35

A D12/D13±

A D0/D1±

B D12/D13±

B D0/D1±

CONVERTERS

SAMPLE

[N]

VIN±x

OVR

CLK–

SYNC–

OVR+

(OVERRANGE/STATUS BIT)

OVR–

tCLK

tCH

tDCO

tPD

tSKEWF

tSKEWR

CONVERTERS

SAMPLE

[N]

CONVERTERS

SAMPLE

[N + 1]

CONVERTERS

SAMPLE

[N + 1]

CONVERTERS

SAMPLE

[N + 2]

SYNCHRONOUS LOW TO HIGH TRANSITION OF THE SYNC SIGNAL CAPTURED ON THE RISING EDGE OF

THE CLK SIGNAL CAUSES THE DCO INTERNAL DIVIDER TO BE RESET

S[N – y]

(ODD BITS)

S[N]

(ODD BITS)

S[N – x]

(EVEN BITS)

S[N]

(EVEN BITS)

S[N + 1]

(ODD BITS)

S[N + 1]

(EVEN BITS)

S[N + 2]

(EVEN BITS)

S[N – 1]

(ODD BITS)

S[N – y]

(ODD BITS)

S[N]

(ODD BITS)

S[N – x]

(EVEN BITS)

S[N]

(EVEN BITS)

S[N + 1]

(ODD BITS)

S[N + 1]

(EVEN BITS)

S[N + 2]

(EVEN BITS)

S[N – 1]

(ODD BITS)

STATUS BIT SELECTED BY

OUTPUT MODE CONTROL 1 BITS, REGISTER 0x559[2:0]

IN THE REGISTER MAP

Figure 7. Channel Multiplexed (Even/Odd) Mode—Two Virtual Converters (Decimate by 1)

AD6679 数据表(PDF) 13 Page - Analog Devices

AD6679 数据表(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表下载

链接网址

AD6679 数据表(PDF) 13 Page - Analog Devices

AD6679 数据表(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表 下载

链接网址

数据表下载