| 数据搜索系统,热门电子元器件搜索 |
|
SP6123 数据表(PDF) 13 Page - Sipex Corporation |
|
|
|||||||||||||||||||||||||||||
SP6123 数据表(HTML) 13 Page - Sipex Corporation |
|
13 / 18 page ![]() 13 Date: 5/25/04 SP6123 Low Voltage, Synchronous Step Down PWM Controller © Copyright 2004 Sipex Corporation fP(LC) = 1 2 π√ LCOUT The open loop gain of the whole system can be divided into the gain of the error amplifier, PWM modulator, buck converter, and feedback resistor divider. In order to crossover at the selected frequency fco, the gain of the error amplifier has to compensate for the attenuation caused by the rest of the loop at this frequency. In the RC network shown in Figure 1, the product of R1 and the error amplifier transconductance determines this gain. Therefore, R1 can be de- termined from the following equation that takes into account the typical error amplifier transconductance, reference voltage and PWM ramp built into the SP6123. R1 = 2083VOUT fCO fZ(ESR) VIN fP(LC)2 In Figure 1, R1 and C1 provides a zero fZ1 which needs to be placed at or below fP(LC). If fZ1 is made equal to fP(LC) for convenience, the value of C1 can be calculated as C1 = 1 2 πfP(LC)R1 The optional C2 generates a pole fP1 with R1 to cut down high frequency noise for reliable op- eration. This pole should be placed one decade higher than the crossover frequency to avoid erosion of phase margin. Therefore, the value of the C2 can be derived from C2 = 1 20 πfCOR1 Figure 2 illustrates the overall loop frequency response and frequency of each pole and zero. To fine-tune the compensation, it is necessary to physically measure the frequency response us- ing a network analyzer. Gain -20db/dec -40db/dec -20db/dec -20db/dec -20db/dec Error Amplifier Loop f f fZ1 fP(LC) fZ(ESR) fCO fP1 Figure 2. Frequency response of a stable system and its error amplifier. D1 MBR0530 BST SWN VCC VFB COMP GH GL GND R1 5.0 RZ 20k CB 2.2µF SP6123A U1 CP 47pF Q1 FDS6890A CIN 47µF Ceramic R2 80k 1.6V/4A CBST 1µF L1 1µH COUT 4x47µF Ceramic R3 80k C1 330pF D2 STPS2L25U CZ 680pF 3V to 5.5V Q1 FDS6890A 1 2 3 4 8 7 6 5 Figure 3. SP6123 Buck converter design with ceramic output capacitors. APPLICATIONS INFORMATION |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |