| 数据搜索系统,热门电子元器件搜索 |
|
AD7989-5BCPZ-R2 数据表(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7989-5BCPZ-R2 数据表(HTML) 6 Page - Analog Devices |
|
6 / 24 page ![]() AD7989-1/AD7989-5 Data Sheet Figure 2. Load Circuit for Digital Interface Timing Figure 3. Voltage Levels for Timing 500µA IOL 500µA IOH 1.4V TO SDO CL 20pF X% VIO1 Y% VIO1 VIH2 VIL2 VIL2 VIH2 tDELAY tDELAY 1 FOR VIO ≤ 3.0V, X = 90 AND Y = 10; FOR VIO > 3.0V, X = 70 AND Y = 30. 2MINIMUM VIH AND MAXIMUM VIL USED. SEE DIGITAL INPUTS SPECIFICATIONS IN TABLE 3. Rev. A | Page 6 of 24 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |