ADM1270ACPZ-R2 datasheet(3/21 Pages) AD

3 / 21 page

Data Sheet

ADM1270

Rev. A | Page 3 of 21

SPECIFICATIONS

VCC/VSENSE+ = 4 V to 60 V, VSENSE = (VSENSE+ − VSENSE−) = 0 V, TA = −40°C to +125°C, unless otherwise noted.

Table 1.

Parameter

Symbol

Min

Typ

Max

Unit

Test Conditions/Comments

POWER SUPPLY

Operating Voltage Range

VCC

Quiescent Current

ICC

360

500

μA

GATE on

UV PIN

Input Current

IUV

0.005

0.2

μA

UV ≤ 5.5 V, TA = −40°C to +85°C

0.005

μA

UV ≤ 5.5 V, TA = −40°C to +125°C

UV Threshold

UVTH

0.985

1.0

1.015

UV falling

UV Threshold Hysteresis

UVHYST

UV Glitch Filter

UVGF

μs

50 mV overdrive

UV Propagation Delay

UVPD

μs

UV low to GATE pull-down circuit active

OV PIN

Input Current

IOV

0.005

0.2

μA

OV ≤ 5.5 V, TA = −40°C to +85°C

0.005

μA

OV ≤ 5.5 V, TA = −40°C to +125°C

OV Threshold

OVTH

0.985

1.0

1.015

OV rising

OV Threshold Hysteresis

OVHYST

OV Glitch Filter

OVGF

0.5

2.0

μs

50 mV overdrive

OV Propagation Delay

OVPD

1.5

2.5

μs

OV high to GATE pull-up circuit active

SENSE−

Input Current

ISENSE−

μA

SENSE− = 60 V

VCAP PIN

Internally Regulated Voltage

VVCAP

3.546

3.6

3.636

0 μA ≤ IVCAP ≤ 1 mA, CVCAP = 1 μF

Undervoltage Lockout

UVLO

Rising

UVLORISE

3.4

VCC rising

Falling

UVLOFALL

3.0

VCC falling

Hysteresis

UVLOHYST

230

ISET PIN

Input Current

IISET

0.005

0.2

μA

VISET ≤ VVCAP, TA = −40°C to +85°C

0.005

μA

VISET ≤ VVCAP, TA = −40°C to +125°C

Reference Select Threshold

VISETRSTH

2.55

2.6

2.65

If VISET > VISETRSTH, an internal reference (VCLREF) is used

Internal Reference

VCLREF

Accuracies included in total sense voltage

accuracies

Gain of Current Sense Amplifier

AVCSAMP

V/V

Accuracies included in total sense voltage

accuracies

RPFG PIN

Reverse Protection FET Gate Drive

Voltage

VRPFG

VCC ≤ 10 V

Reverse Protection FET Gate Drive

Voltage Offset

ΔVRPFG

ΔVRPFG = VCC − VRPFG, 60 V ≥ VCC ≥ 14 V, IRPFG ≤ 5 μA

RPFG Pull-Down (On) Current

IRPFGND

μA

VRPFG = VCC

GATE PIN

GATE Drive Voltage

ΔVGATE

ΔVGATE = VCC − VGATE, 60 V ≥ VCC ≥ 14 V, IGATE ≤ 5 μA

GATE Pull-Down (On) Current

IGATEDN

μA

VGATE = VCC

GATE Pull-Up (Off ) Current

IGATEUP

Regulation

IGATEUP_REG

−50

−65

−80

μA

ΔVGATE ≥ 2 V, (VSENSE+ − VSENSE−) = 70 mV

Fault

IGATEUP_FLT

−7

−13

−20

ΔVGATE = 2 V

ADM1270ACPZ-R2 数据表(PDF) 3 Page - Analog Devices

ADM1270ACPZ-R2 数据表(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

数据表下载

链接网址

ADM1270ACPZ-R2 数据表(PDF) 3 Page - Analog Devices

ADM1270ACPZ-R2 数据表(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

数据表 下载

链接网址

数据表下载