数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA8030 数据表(PDF) 26 Page - NXP Semiconductors

部件名 TDA8030
功能描述  USB smart card reader (OTP or ROM)
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

TDA8030 数据表(HTML) 26 Page - NXP Semiconductors

Back Button TDA8030 Datasheet HTML 22Page - NXP Semiconductors TDA8030 Datasheet HTML 23Page - NXP Semiconductors TDA8030 Datasheet HTML 24Page - NXP Semiconductors TDA8030 Datasheet HTML 25Page - NXP Semiconductors TDA8030 Datasheet HTML 26Page - NXP Semiconductors TDA8030 Datasheet HTML 27Page - NXP Semiconductors TDA8030 Datasheet HTML 28Page - NXP Semiconductors TDA8030 Datasheet HTML 29Page - NXP Semiconductors TDA8030 Datasheet HTML 30Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 57 page
background image
2003 Jul 04
26
Philips Semiconductors
Product specification
USB smart card reader (OTP or ROM)
TDA8030; TDA8031
Table 24 Description of the CCR bits
Table 25 CLK value for an asynchronous card
Note
1. If fCLK =fXTAL, the duty cycle must be ensured by the incoming clock signal on XTAL1.
BIT
SYMBOL
DESCRIPTION
7
not used
6
not used
5
SHL
Stop HIGH or LOW: If bit CST = 1, then the clock is stopped at LOW level if SHL = 0
and at HIGH level if SHL = 1. In these modes, the bias current in the card drivers is
reduced; the current drawn by the card (ICC) should be less than 10 mA at all VCC
voltages.
4
CST
Clock stop: In case of asynchronous cards, bit CST defines whether the clock to the
card is stopped or not. If bit CST is reset, then the clock is determined by bits AC0,
AC1 and AC2; see Table 25. All frequency changes are synchronous, thus ensuring
that no spike or unwanted pulse widths occurs during changes.
3
SC
Synchronous Clock: In the event of synchronous cards, the clock contact is a copy of
the value written in SC. In reception mode, the data from the card is available in bit UR0
after a read operation of the URR register. In transmission mode, bit UT0 is written on
the I/O line of the card when UTR register has been written.
2 to 0
AC2 to AC0
When switching from 1
nfxtal to 12fint or vice versa, only bit AC2 must be changed;
AC1 and AC0 must remain the same. When switching from 1
nfxtal or 12fint to CLK STOP
or vice versa, only bits CST and SHL must be changed.
When switching from 1
nfxtal to 12fint or vice versa, a maximum delay of 200 µs can occur
between the command and the effective frequency change on pin CLK. The fastest
switch is from 1
2fxtal to 12fint or vice versa, the best duty cycle is from 18fxtal to 12fint or
vice versa. The status bit CLKSW within the MSR gives the effective switch moment.
AC2
AC1
AC0
CLK(1)
000
fxtal
001
1
2fxtal
010
1
4fxtal
011
1
8fxtal
100
1
2fint
101
1
2fint
110
1
2fint
111
1
2fint



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com