数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CLC5506PCASM 数据表(PDF) 9 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 CLC5506PCASM
功能描述  Gain Trim Amplifier (GTA)
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

CLC5506PCASM 数据表(HTML) 9 Page - National Semiconductor (TI)

Back Button CLC5506PCASM Datasheet HTML 4Page - National Semiconductor (TI) CLC5506PCASM Datasheet HTML 5Page - National Semiconductor (TI) CLC5506PCASM Datasheet HTML 6Page - National Semiconductor (TI) CLC5506PCASM Datasheet HTML 7Page - National Semiconductor (TI) CLC5506PCASM Datasheet HTML 8Page - National Semiconductor (TI) CLC5506PCASM Datasheet HTML 9Page - National Semiconductor (TI) CLC5506PCASM Datasheet HTML 10Page - National Semiconductor (TI) CLC5506PCASM Datasheet HTML 11Page - National Semiconductor (TI) CLC5506PCASM Datasheet HTML 12Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 9 / 12 page
background image
APPLICATION NOTE (Continued)
MICROWIREInterface
Data In along with the Clock, LE, and Data Out, is used for
the following purposes:
Setting the 6-bit gain control code
Putting the device into a Power Up/Down mode to mini-
mize power consumption
Daisy chain several CLC5506 or other MICROWIRE In-
terface devices through the Data Out pin
The MICROWIRE interface timing diagram along with the bit
assignment of all 8 bits is shown in
Figure 2. The interface is
active only when LE (pin 5) is low; otherwise, the interface is
inactive (Clock and Data In are ignored) and the CLC5506
gain is the current content of the 6 bits already read into the
device.
With LE low, each successive positive transition of Clock will
read the value of the Data In into a series of 8 single bit shift
registers. In order to load all 8 registers, 8 Clock transitions
are required after which, when LE is allowed to go High, the
new values in the shift registers are latched to determine the
device gain setting (or Power Down state). New data can be
shifted into the device with the present gain setting not af-
fected as long as LE is held low.
Data from the last register in the chain is clocked out on Data
Out pin on the negative transitions of Clock as shown in
Fig-
ure 3. This enables several MICROWIRE Interface devices
to be daisy chained and controlled from a single bus master.
The maximum clock frequency (Clock pin) is 1MHz.
DS101050-18
Note:
1. Data is clocked in on the rising edge of Clock.
2. Power Down bit is the first data to enter the CLC5506.
FIGURE 2. MICROWIRE Interface Timing Diagram
DS101050-19
FIGURE 3. MICROWIRE Interface Serial Data Out Timing
www.national.com
9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com