数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9229/PCB 数据表(PDF) 5 Page - Analog Devices

部件名 AD9229/PCB
功能描述  Quad 12-Bit, 50/65 MSPS Serial LVDS 3V A/D Converter
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9229/PCB 数据表(HTML) 5 Page - Analog Devices

  AD9229/PCB Datasheet HTML 1Page - Analog Devices AD9229/PCB Datasheet HTML 2Page - Analog Devices AD9229/PCB Datasheet HTML 3Page - Analog Devices AD9229/PCB Datasheet HTML 4Page - Analog Devices AD9229/PCB Datasheet HTML 5Page - Analog Devices AD9229/PCB Datasheet HTML 6Page - Analog Devices AD9229/PCB Datasheet HTML 7Page - Analog Devices AD9229/PCB Datasheet HTML 8Page - Analog Devices AD9229/PCB Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 15 page
background image
Preliminary Technical Data
AD9229
Rev. PrF | Page 5 of 15
Oct. 6, 2003
Parameter
Temp
Test
Level
AD9229BCP-50
Min
Typ
Max
AD9229BCP-65
Min
Typ
Max
Unit
CROSSTALK
Full
V
-80
-80
dB
Table 3: AC Specifications
SWITCHING SPECIFICATIONS
AVDD = 3.0 V, DRVDD = 3.0 V; DIFFERENTIAL ENCODE INPUT
Parameter
Temp
Test
Level
AD9229BCP-50
Min
Typ
Max
AD9229BCP-65
Min
Typ
Max
Unit
Clock Rate
Full
VI
10
50
10
65
MSPS
Clock Pulse Width High (tEH)
Full
IV
ns
CLOCK
Clock Pulse Width Low (tEL)
Full
IV
ns
Valid Time (tV)1
Full
VI
ns
Propagation Delay (tPD)1
Full
VI
5
5
ns
MSB Propagation Delay (tMSB)1
Full
VI
5
5
ns
Rise Time (tR) (20% to 80%)
Full
V
ns
Fall Time (tF) (20% to 80%)
Full
V
ns
DCO Propagation Delay (tCPD)
Full
VI
5
5
ns
Data to DCO Skew (tPD – tCPD)
Full
IV
ns
OUTPUT
PARAMETERS IN
LVDS MODE
Pipeline Latency
Full
VI
9
9
cycles
Aperture Delay (tA)
25
°C
V
ps
APERTURE
Aperture Uncertainty (Jitter)
25
°C
V
<1
<1
ps rms
Out of Range
Recovery Time
Full
IV
2
2
cycles
Table 4: Switching Specifications
EXPLANATION OF TEST LEVELS
TEST LEVEL
I
100% production tested.
II
100% production tested at +25°C and guaranteed by design and characterization at specified temperatures.
III
Sample tested only.
IV
Parameter is guaranteed by design and characterization testing.
V
Parameter is a typical value only.
VI
100% production tested at +25°C and guaranteed by design and characterization for industrial temperature range.
1
tV and tPD are measured from the transition points of the CLK input to the 50%/50% levels of the digital outputs swing. The digital output load during test is
not to exceed an ac load of 5 pF or a dc current of ±40 µA. Rise and fall times measured from 20% to 80%.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com