| 数据搜索系统,热门电子元器件搜索 |
|
COP884CF 数据表(PDF) 13 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
COP884CF 数据表(HTML) 13 Page - National Semiconductor (TI) |
|
13 / 44 page ![]() Typical Performance Characteristics (−40˚C to +85˚C) (Continued) Pin Descriptions V CC and GND are the power supply pins. V REF and AGND are the reference voltage pins for the on-board A/D converter. CKI is the clock input. This can come from an R/C generated oscillator, or a crystal oscillator (in conjunction with CKO). See Oscillator Description section. RESET is the master reset input. See Reset Description sec- tion. The device contains three bidirectional 8-bit I/O ports (C, G and L), where each individual bit may be independently con- figured as an input (Schmitt trigger inputs on ports G and L), output or TRI-STATE under program control. Three data memory address locations are allocated for each of these I/O ports. Each I/O port has two associated 8-bit memory mapped registers, the CONFIGURATION register and the output DATA register. A memory mapped address is also re- served for the input pins of each I/O port. (See the memory map for the various addresses associated with the I/O ports.) Figure 4 shows the I/O port configurations. The DATA and CONFIGURATION registers allow for each port bit to be in- dividually configured under software control as shown below: CONFIGURA- TION DATA Port Set-Up Register Register 0 0 Hi-Z Input (TRI-STATE Output) 0 1 Input with Weak Pull-Up 1 0 Push-Pull Zero Output 1 1 Push-Pull One Output PORT L is an 8-bit I/O port. All L-pins have Schmitt triggers on the inputs. Port L supports Multi-Input Wakeup (MIWU) on all eight pins. L4 and L5 are used for the timer input functions T2A and T2B. L0 and L1 are not available on the 44-pin version of the device, since they are replaced by V REF and AGND. L0 and L1 are not terminated on the 44-pin version. Consequently, reading L0 or L1 as inputs will return unreliable data with the 44-pin package, so this data should be masked out with user software when the L port is read for input data. It is recom- mended that the pins be configured as outputs. Port L has the following alternate features: L7 MIWU L6 MIWU L5 MIWU or T2B L4 MIWU or T2A L3 MIWU L2 MIWU L1 MIWU L0 MIWU Port D Source Current DS009425-35 Port D Sink Current DS009425-36 DS009425-6 FIGURE 4. I/O Port Configurations www.national.com 13 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |