MPC870 datasheet(59/84 Pages) FREESCALE

59 / 84 page

MPC875/MPC870 Hardware Specifications, Rev. 3.0

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Freescale Semiconductor

CPM Electrical Characteristics

Figure 54. HDLC Bus Timing Diagram

13.7 Ethernet Electrical Specifications

Table 24 provides the Ethernet timings as shown in Figure 55 to Figure 57.

Table 24. Ethernet Timing

Num

Characteristic

All

Frequencies

Unit

Min

Max

120

CLSN width high

—

121

RCLK3 rise/fall time

—

122

RCLK3 width low

—

123

RCLK3 clock period 1

120

124

RXD3 setup time

—

125

RXD3 hold time

—

126

RENA active delay (from RCLK3 rising edge of the last data bit)

—

127

RENA width low

100

—

128

TCLK3 rise/fall time

—

129

TCLK3 width low

—

130

TCLK3 clock period1

101

131

TXD3 active delay (from TCLK3 rising edge)

—

132

TXD3 inactive delay (from TCLK3 rising edge)

6.5

TCLK3

CTS3

(Echo Input)

102

100

104

TxD3

(Output)

102

101

RTS3

(Output)

103

104

107

105

MPC870 数据表(PDF) 59 Page - Freescale Semiconductor, Inc

MPC870 数据表(HTML) 59 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载