数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CPC7591 数据表(PDF) 10 Page - IXYS Corporation

部件名 CPC7591
功能描述  Monolithic IC Reliability
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  IXYS [IXYS Corporation]
网页  http://www.ixys.com
标志 IXYS - IXYS Corporation

CPC7591 数据表(HTML) 10 Page - IXYS Corporation

Back Button CPC7591 Datasheet HTML 6Page - IXYS Corporation CPC7591 Datasheet HTML 7Page - IXYS Corporation CPC7591 Datasheet HTML 8Page - IXYS Corporation CPC7591 Datasheet HTML 9Page - IXYS Corporation CPC7591 Datasheet HTML 10Page - IXYS Corporation CPC7591 Datasheet HTML 11Page - IXYS Corporation CPC7591 Datasheet HTML 12Page - IXYS Corporation CPC7591 Datasheet HTML 13Page - IXYS Corporation CPC7591 Datasheet HTML 14Page - IXYS Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 17 page
background image
INTEGRATED CIRCUITS DIVISION
10
www.ixysic.com
R06
CPC7591
2. Functional Description
2.1 Introduction
The CPC7591 has three states:
Talk. Line break switches SW1 and SW2 closed,
ringing switches SW3 and SW4 open.
Ringing. Ringing switches SW3 and SW4 closed,
line break switches SW1 and SW2 open.
All-off. All switches open.
See “Truth Table” on page 9 for more information.
The CPC7591 offers break-before-make and
make-before-break switching from the ringing state to
the talk state with simple TTL level logic input control.
Solid-state switch construction means no impulse
noise is generated when switching during ringing
cadence or ring trip, eliminating the need for external
zero-cross switching circuitry. State-control is via TTL
logic-level input so no additional driver circuitry is
required. The linear line break switches SW1 and
SW2 have exceptionally low RON and excellent
matching characteristics. The ringing switch, SW4,
has a minimum open contact breakdown voltage of
465 V at +25
C, sufficiently high with proper protection
to prevent breakdown in the presence of a transient
fault condition (i.e., passing the transient on to the
ringing generator).
Integrated into the CPC7591 is an over-voltage
clamping circuit, active current limiting, and a thermal
shutdown mechanism to provide protection to the
SLIC during a fault condition. Positive and negative
lightning surge currents are reduced by the current
limiting circuitry and hazardous potentials are diverted
away from the SLIC via the protection diode bridge or
the optional integrated protection SCR. Power-cross
potentials are also reduced by the current limiting and
thermal shutdown circuits.
To protect the CPC7591 from an overvoltage fault
condition, the use of a secondary protector is required.
The secondary protector must limit the voltage seen at
the TLINE and RLINE terminals to a level below the
maximum breakdown voltage of the switches. To
minimize the stress on the solid-state contacts, use of
a foldback or crowbar type secondary protector is
highly recommended. With proper selection of the
secondary protector, a line card using the CPC7591
will meet all relevant ITU, LSSGR, TIA/EIA and IEC
protection requirements.
The CPC7591 operates from a single +5 V supply
only. This gives the device extremely low idle and
active power consumption with virtually any range of
battery voltage. The battery voltage used by the
CPC7591 has a two fold function. For protection
purposes it is used as a fault condition current source
for the internal integrated protection circuitry.
Secondly, it is used as a reference so that in the event
of battery voltage loss, the CPC7591 will enter the
all-off state.
2.2 Under Voltage Switch Lock Out Circuitry
2.2.1 Introduction
Smart logic in the CPC7591 now provides for switch
state control during both power up and power loss
transitions. An internal detector is used to evaluate the
VDD supply to determine when to de-assert the under
voltage switch lock out circuitry with a rising VDD and
when to assert the under voltage switch lock out
circuitry with a falling VDD. Any time unsatisfactory low
VDD conditions exist, the lock out circuit overrides user
switch control by blocking the information at the
external input pins and conditioning internal switch
commands to the all-off state. Upon restoration of
VDD, the switches will remain in the all-off state until
the LATCH input is pulled low.
The rising VDD switch lock-out release threshold is
internally set to ensure all internal logic is properly
biased and functional before accepting external switch
commands from the inputs to control the switch states.
For a falling VDD event, the lock-out threshold is set to
assure proper logic and switch behavior up to the
moment the switches are forced off and external
inputs are suppressed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com