数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADF4153 数据表(PDF) 21 Page - Analog Devices

部件名 ADF4153
功能描述  Fractional-N Frequency Synthesizer
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADF4153 数据表(HTML) 21 Page - Analog Devices

Back Button ADF4153 Datasheet HTML 16Page - Analog Devices ADF4153 Datasheet HTML 17Page - Analog Devices ADF4153 Datasheet HTML 18Page - Analog Devices ADF4153 Datasheet HTML 19Page - Analog Devices ADF4153 Datasheet HTML 20Page - Analog Devices ADF4153 Datasheet HTML 21Page - Analog Devices ADF4153 Datasheet HTML 22Page - Analog Devices ADF4153 Datasheet HTML 23Page - Analog Devices ADF4153 Datasheet HTML 24Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 21 / 24 page
background image
ADF4153
Rev. A | Page 21 of 24
ADSP-2181 Interface
Figure 22 shows the interface between the ADF4153 and the
ADSP-21xx digital signal processor. As discussed previously, the
ADF4153 needs a 24-bit serial word for each latch write. The
easiest way to accomplish this using the ADSP-21xx family is to
use the autobuffered transmit mode of operation with alternate
framing. This provides a means for transmitting an entire block
of serial data before an interrupt is generated. Set up the word
length for eight bits and use three memory locations for each
24-bit word. To program each 24-bit latch, store the three 8-bit
bytes, enable the autobuffered mode, and write to the transmit
register of the DSP. This last operation initiates the autobuffer
transfer.
ADSP-21xx
ADF4153
SCLOCK
SCLK
SDATA
LE
MUXOUT
(LOCK DETECT)
DT
TFS
I/O FLAGS
Figure 22. ADSP-21xx to ADF4153 Interface
PCB DESIGN GUIDELINES FOR CHIP SCALE
PACKAGE
The lands on the chip scale package (CP-20) are rectangular.
The printed circuit board pad for these should be 0.1 mm
longer than the package land length and 0.05 mm wider than
the package land width. The land should be centered on the pad.
This ensures that the solder joint size is maximized.
The bottom of the chip scale package has a central thermal pad.
The thermal pad on the printed circuit board should be at least
as large as this exposed pad. On the printed circuit board, there
should be a clearance of at least 0.25 mm between the thermal
pad and the inner edges of the pad pattern. This ensures that
shorting is avoided.
Thermal vias may be used on the printed circuit board thermal
pad to improve thermal performance of the package. If vias are
used, they should be incorporated in the thermal pad at 1.2 mm
pitch grid. The via diameter should be between 0.3 mm and
0.33 mm, and the via barrel should be plated with 1 oz. copper
to plug the via.
The user should connect the printed circuit board thermal pad
to AGND.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com