数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DP83902AVLC 数据表(PDF) 28 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 DP83902AVLC
功能描述  ST-NICTM Serial Network Interface Controller for Twisted Pair
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

DP83902AVLC 数据表(HTML) 28 Page - National Semiconductor (TI)

Back Button DP83902AVLC Datasheet HTML 24Page - National Semiconductor (TI) DP83902AVLC Datasheet HTML 25Page - National Semiconductor (TI) DP83902AVLC Datasheet HTML 26Page - National Semiconductor (TI) DP83902AVLC Datasheet HTML 27Page - National Semiconductor (TI) DP83902AVLC Datasheet HTML 28Page - National Semiconductor (TI) DP83902AVLC Datasheet HTML 29Page - National Semiconductor (TI) DP83902AVLC Datasheet HTML 30Page - National Semiconductor (TI) DP83902AVLC Datasheet HTML 31Page - National Semiconductor (TI) DP83902AVLC Datasheet HTML 32Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 70 page
background image
100 Internal Registers (Continued)
103 REGISTER DESCRIPTIONS
(Continued)
INTERRUPT MASK REGISTER (IMR)
0FH (WRITE)
The Interrupt Mask Register is used to mask interrupts Each interrupt mask bit corresponds to a bit in the Interrupt Status
Register (ISR) If an interrupt mask bit is set an interrupt will be issued whenever the corresponding bit in the ISR is set If any bit
in the IMR is set low an interrupt will not occur when the bit in the ISR is set The IMR powers up to all zeroes
76543210
RDCE CNTE OVWE TXEE
RXEE
PTXE
PRXE
Bit
Symbol
Description
D0
PRXE
Packet Received Interrupt Enable
0 Interrupt Disabled
1 Enables Interrupt when packet received
D1
PTXE
Packet Transmitted Interrupt Enable
0 Interrupt Disabled
1 Enables Interrupt when packet is transmitted
D2
RXEE
Receive Error Interrupt Enable
0 Interrupt Disabled
1 Enables Interrupt when packet received with error
D3
TXEE
Transmit Error Interrupt Enable
0 Interrupt Disabled
1 Enables Interrupt when packet transmission results in error
D4
OVWE
Overwrite Warning Interrupt Enable
0 Interrupt Disabled
1 Enables Interrupt when Buffer Management Logic lacks sufficient buffers to store incoming packet
D5
CNTE
Counter Overflow Interrupt Enable
0 Interrupt Disabled
1 Enables Interrupt when MSB of one or more of the Network Statistics counters has been set
D6
RDCE
DMA Complete Interrupt Enable
0 Interrupt Disabled
1 Enables Interrupt when Remote DMA transfer has been completed
D7
Reserved
Reserved
28



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com