| 数据搜索系统,热门电子元器件搜索 |
|
WM8750 数据表(PDF) 39 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8750 数据表(HTML) 39 Page - Wolfson Microelectronics plc |
|
39 / 60 page ![]() Production Data WM8750BL w PD, Rev 4.1, August 2012 39 In DSP/PCM mode, the left channel MSB is available on either the 1 st (mode B) or 2nd (mode A) rising edge of BCLK (selectable by LRP) following a rising edge of LRC. Right channel data immediately follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample. In device master mode, the LRC output will resemble the frame pulse shown in Figure 20 and Figure 21. In device slave mode, Figure 22 and Figure 23, it is possible to use any length of frame pulse less than 1/fs, providing the falling edge of the frame pulse occurs greater than one BCLK period before the rising edge of the next frame pulse. Figure 20 DSP/PCM Mode Audio Interface (mode A, LRP=0, Master) Figure 21 DSP/PCM Mode Audio Interface (mode B, LRP=1, Master) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |