数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DP8441VLJ-40 数据表(PDF) 9 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 DP8441VLJ-40
功能描述  microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

DP8441VLJ-40 数据表(HTML) 9 Page - National Semiconductor (TI)

Back Button DP8441VLJ-40 Datasheet HTML 5Page - National Semiconductor (TI) DP8441VLJ-40 Datasheet HTML 6Page - National Semiconductor (TI) DP8441VLJ-40 Datasheet HTML 7Page - National Semiconductor (TI) DP8441VLJ-40 Datasheet HTML 8Page - National Semiconductor (TI) DP8441VLJ-40 Datasheet HTML 9Page - National Semiconductor (TI) DP8441VLJ-40 Datasheet HTML 10Page - National Semiconductor (TI) DP8441VLJ-40 Datasheet HTML 11Page - National Semiconductor (TI) DP8441VLJ-40 Datasheet HTML 12Page - National Semiconductor (TI) DP8441VLJ-40 Datasheet HTML 13Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 46 page
background image
30 Signal Descriptions (Continued)
35 CLOCK INPUTS
Pin
Device (if not
Input
Description
Name
Applicable to All)
Output
CLK
I
SYSTEM CLOCK
This input may be in the range of 500 kHz to 40 MHz This input is
generally a constant frequency but it may be controlled externally to change frequencies
for some arbitrary reason This input provides the clock to the internal state machine that
arbitrates between accesses and refreshes This clock’s positive edges and negative
edges are used to extend the DTACK signal This clock is also used as a reference for the
RAS precharge time the RAS low during refresh time and CAS precharge time
DELCLK
I
DELAY LINE CLOCK
The clock input DELCLK may be in the range of 10 MHz to 40 MHz
and should be a multiple of 2 to have the DP844041 switching characteristics hold If
DELCLK is not one of the above frequencies the accuracy of the internal delay line will
suffer This happens because the phase lock loop that generates the delay line assumes
an input clock frequency multiple of 2 MHz
For example if DELCLK input is 17 MHz and we choose to divide by 8 (program bits
C0 – 3) this will produce 2125 MHz which is 625% off of 2 MHz Therefore the
DP844041 delay line will produce delays that are shorter (faster delays) than intended If
divide by 9 was chosen the delay line would produce longer delays (slower delays) than
intended (189 MHz instead of 2 MHz) This clock is also divided to create the internal
refresh clock
36 POWER SIGNALS AND CAPACITOR INPUT
Pin
Device (if not
Input
Description
Name
Applicable to All)
Output
VCC
I
POWER
Supply Voltage
GND
I
GROUND
Supply Voltage Reference
CAP
I
CAPACITOR
This input is used by the internal PLL for stabilization The value of the
ceramic capacitor should be 01 mF and it should be connected between this input and
ground
9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com