TAS5716PAP datasheet(29/64 Pages) TI1

29 / 64 page

RIGHT-JUSTIFIED

SCLK

32Clks

LRCLK

LeftChannel

24-BitMode

20-BitMode

16-BitMode

MSB

LSB

SCLK

32Clks

RightChannel

2-ChannelRight-Justified(SonyFormat)StereoInput

T0034-03

MSB

LSB

TAS5716

www.ti.com............................................................................................................................................................................................... SLOS569 – JANUARY 2009

Right-justified (RJ) timing uses LRCLK to define when the data being transmitted is for the left channel and when

it is for the right channel. LRCLK is high for the left channel and low for the right channel. A bit clock running at

32, 48, or 64 × fS is used to clock in the data. The first bit of data appears on the data lines 8 bit-clock periods

(for 24-bit data) after LRCLK toggles. In RJ mode, the LSB of data is always clocked by the last bit clock before

LRCLK transitions. The data is written MSB-first and is valid on the rising edge of the bit clock. The DAP masks

unused leading data-bit positions.

Figure 36. Right-Justified 64-fS Format

Submit Documentation Feedback

Product Folder Link(s): TAS5716

TAS5716PAP 数据表(PDF) 29 Page - Texas Instruments

TAS5716PAP 数据表(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载