| 数据搜索系统,热门电子元器件搜索 |
|
11AA02UID 数据表(PDF) 13 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
11AA02UID 数据表(HTML) 13 Page - Microchip Technology |
|
13 / 32 page ![]() 2013 Microchip Technology Inc. DS20005206A-page 13 11AA02UID 4.5 Read Status Register (RDSR) Instruction The RDSR instruction provides access to the STATUS register. The STATUS register may be read at any time, even during a write cycle. The STATUS register is formatted as follows: The Write-In-Process (WIP) bit indicates whether the 11AA02UID is busy with a write operation. When set to a ‘ 1’, a write is in progress, when set to a ‘0’, no write is in progress. This bit is read-only. The Write Enable Latch (WEL) bit indicates the status of the write enable latch. When set to a ‘ 1’, the latch allows writes to the array, when set to a ‘ 0’, the latch prohibits writes to the array. This bit is set and cleared using the WREN and WRDI instructions, respectively. This bit is read-only for any other instruction. The Block Protection (BP0 and BP1) bits indicate which blocks are currently write-protected. These bits are set by the user through the WRSR instruction. These bits are nonvolatile. The WIP and WEL bits will update dynamically (asyn- chronous to issuing the RDSR instruction). Further- more, after the STATUS register data is received, the master can provide a MAK during the Acknowledge sequence to request that the data be transmitted again. This allows the master to continuously monitor the WIP and WEL bits without the need to issue another full command. Once the master is finished, it provides a NoMAK to end the operation. FIGURE 4-6: READ STATUS REGISTER COMMAND SEQUENCE 7654 3 2 1 0 XXXX BP1 BP0 WEL WIP Note: Bits 4-7 are don’t cares, and will read as ‘ 0’. Note: If Read Status Register command is initiated while the 11AA02UID is currently executing an internal write cycle on the STATUS register, the new Block Protection bit values will be read during the entire command. Note: The current drawn for a Read Status Register command during a write cycle is a combination of the ICC Read and ICC Write operating currents. 11 0 1 0 1 00 Start Header SCIO Device Address 00 0 0 1 0 10 Command 11 0 0 0 0 00 Standby Pulse SCIO STATUS Register Data 32 1 0 The STATUS register data can continuously be read, or polled, by transmitting a MAK in place of the NoMAK. Note: 0 0 0 0 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |