数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SN0402002DBVR 数据表(PDF) 7 Page - Texas Instruments

部件名 SN0402002DBVR
功能描述  Ultralow Supply-Current Voltage Monitor With Optional Watchdog
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

SN0402002DBVR 数据表(HTML) 7 Page - Texas Instruments

Back Button SN0402002DBVR Datasheet HTML 3Page - Texas Instruments SN0402002DBVR Datasheet HTML 4Page - Texas Instruments SN0402002DBVR Datasheet HTML 5Page - Texas Instruments SN0402002DBVR Datasheet HTML 6Page - Texas Instruments SN0402002DBVR Datasheet HTML 7Page - Texas Instruments SN0402002DBVR Datasheet HTML 8Page - Texas Instruments SN0402002DBVR Datasheet HTML 9Page - Texas Instruments SN0402002DBVR Datasheet HTML 10Page - Texas Instruments SN0402002DBVR Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 31 page
background image
t
D
t
D
t
D
t
D
V
DD
V
IT-
0.4 V
Output Condition
Undefined
t
t
t
Output Condition
Undefined
RESET
MR
TPS3103, TPS3106, TPS3110
www.ti.com
SLVS363F – AUGUST 2001 – REVISED NOVEMBER 2015
7.6 Timing Requirements
At RL = 1 MΩ, CL = 50 pF, and TA = –40°C to 85°C, unless otherwise noted.
MIN
TYP
MAX
UNIT
tT(OUT)
Time-out period
at WDI
VDD ≥ 0.85 V
0.55
1.1
1.65
s
at VDD
VIH = 1.1 × VIT–, VIL = 0.9 × VIT–, VIT– = 0.86 V
20
at MR
VDD ≥ VIT– + 0.2 V, VIL = 0.3 × VDD, VIH = 0.7 × VDD
0.1
tW
Pulse width
at SENSE
VDD ≥ VIT–, VIH = 1.1 × VIT − (S), VIL = 0.9 × VIT − (S)
20
μs
at PFI
VDD ≥ 0.85 V, VIH = 1.1 × VIT − (S),VIL = 0.9 × VIT − (S)
20
at WDI
VDD ≥ VIT–, VIL = 0.3 × VDD, VIH = 0.7 × VDD
0.3
7.7 Switching Characteristics
At RL = 1 MΩ, CL = 50 pF, and TA = –40°C to 85°C, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VDD ≥ 1.1 × VIT–, MR = 0.7 × VDD.
tD
Delay time
65
130
195
ms
See Timing Requirements.
Propagation delay time,
VDD to RESET or
tPHL(VDD)
VIH = 1.1 × VIT–, VIL = 0.9 × VIT–
40
μs
high-to-low level output
RSTVDD delay
Propagation delay time,
SENSE to RESET or
tPHL(SENSE)
VDD ≥ 0.8 V, VIH = 1.1 × VIT–, VIL = 0.9 × VIT–
40
μs
high-to-low level output
RSTSENSE delay
Propagation delay time,
tPHL(PFO)
PFI to PFO delay
VDD ≥ 0.8 V, VIH = 1.1 × VIT–, VIL = 0.9 × VIT–
40
μs
high-to-low level output
Propagation delay time,
tPLH(PFO)
PFI to PFO delay
VDD ≥ 0.8 V, VIH = 1.1 × VIT–, VIL = 0.9 × VIT–
300
μs
low-to-high level output
MR to RESET.
Propagation delay time,
tPHL(MR)
RSTVDD,
VDD ≥ 1.1 × VIT–, VIL = 0.3 × VDD, VIH = 0.7 × VDD
1
5
μs
high-to-low level output
RSTSENSE delay
Figure 1. RESET Timing Diagram for TPS3103
Copyright © 2001–2015, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: TPS3103 TPS3106 TPS3110



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com