VT8231 datasheet(21/132 Pages) ETC

21 / 132 page

VT8231

Preliminary Revision 0.8 October 29, 1999

-15-

Pinouts

7HFKQRORJLHV ,QF

:H &RQQHFW

UltraDMA-33 / 66 Enhanced IDE Interface

Signal Name

Pin #

I/O

Signal Description

PDRDY /

PDDMARDY /

PDSTROBE

N19

EIDE Mode:

Primary I/O Channel Ready. Device ready indicator

UltraDMA Mode: Primary Device DMA Ready. Output flow control. The device

may assert DDMARDY to pause output transfers

Primary Device Strobe. Input data strobe (both edges).

The

device may stop DSTROBE to pause input data transfers

SDRDY /

SDDMARDY /

SDSTROBE

Y20

EIDE Mode:

Secondary I/O Channel Ready. Device ready indicator

UltraDMA Mode: Secondary Device DMA Ready.

Output flow control.

The

device may assert DDMARDY to pause output transfers

Secondary Device Strobe. Input data strobe (both edges). The

device may stop DSTROBE to pause input data transfers

PDIOR# /

PHDMARDY /

PHSTROBE

N18

EIDE Mode:

Primary Device I/O Read. Device read strobe

UltraDMA Mode: Primary Host DMA Ready. Primary channel input flow control.

The host may assert HDMARDY to pause input transfers

Primary Host Strobe. Output data strobe (both edges). The host

may stop HSTROBE to pause output data transfers

SDIOR# /

SHDMARDY /

SHSTROBE

W19

EIDE Mode:

Secondary Device I/O Read. Device read strobe

UltraDMA Mode: Secondary Host DMA Ready. Input flow control. The host may

assert HDMARDY to pause input transfers

Host Strobe B. Output strobe (both edges). The host may stop

HSTROBE to pause output data transfers

PDIOW# /

PSTOP

P20

EIDE Mode:

Primary Device I/O Write. Device write strobe

UltraDMA Mode: Primary Stop.

Stop transfer:

Asserted by the host prior to

initiation of an UltraDMA burst; negated by the host before data

is transferred in an UltraDMA burst. Assertion of STOP by the

host during or after data transfer in UltraDMA mode signals the

termination of the burst.

SDIOW# /

SSTOP

Y19

EIDE Mode:

Secondary Device I/O Write. Device write strobe

UltraDMA Mode: Secondary Stop. Stop transfer:

Asserted by the host prior to

initiation of an UltraDMA burst; negated by the host before data

is transferred in an UltraDMA burst. Assertion of STOP by the

host during or after data transfer in UltraDMA mode signals the

termination of the burst.

PDDRQ

P19

Primary Device DMA Request. Primary channel DMA request

SDDRQ

U17

Secondary Device DMA Request. Secondary channel DMA request

PDDACK#

N20

Primary Device DMA Acknowledge. Primary channel DMA acknowledge

SDDACK#

W20

Secondary Device DMA Acknowledge. Secondary channel DMA acknowledge

IRQ14

T14

Primary Channel Interrupt Request.

IRQ15

U14

Secondary Channel Interrupt Request.

VT8231 数据表(PDF) 21 Page - List of Unclassifed Manufacturers

VT8231 数据表(HTML) 21 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

VT8231 数据表(PDF) 21 Page - List of Unclassifed Manufacturers

VT8231 数据表(HTML) 21 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载