数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCA9510DP 数据表(PDF) 3 Page - NXP Semiconductors

部件名 PCA9510DP
功能描述  Hot swappable I2C and SMBus bus buffer
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

PCA9510DP 数据表(HTML) 3 Page - NXP Semiconductors

  PCA9510DP Datasheet HTML 1Page - NXP Semiconductors PCA9510DP Datasheet HTML 2Page - NXP Semiconductors PCA9510DP Datasheet HTML 3Page - NXP Semiconductors PCA9510DP Datasheet HTML 4Page - NXP Semiconductors PCA9510DP Datasheet HTML 5Page - NXP Semiconductors PCA9510DP Datasheet HTML 6Page - NXP Semiconductors PCA9510DP Datasheet HTML 7Page - NXP Semiconductors PCA9510DP Datasheet HTML 8Page - NXP Semiconductors PCA9510DP Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 19 page
background image
Philips Semiconductors
Product data sheet
PCA9510; PCA9511
Hot swappable I2C and SMBus bus buffer
2004 Oct 05
3
PIN CONFIGURATION
1
2
3
4
ENABLE
GND
SCLIN
SDAOUT
SDAIN
READY
5
6
7
8
VCC
SCLOUT
SW01045
TOP VIEW
Figure 1. Pin configuration.
PIN DESCRIPTION
PIN
SYMBOL
DESCRIPTION
1
ENABLE
Chip enable pin. Grounding this pin puts the
part in a low current (<1
µA) mode. It also
disables the rise time accelerators, isolates
SDAIN from SDAOUT and isolates SCLIN
from SCLOUT.
2
SCLOUT
Serial clock output to and from the SCL bus
on the card.
3
SCLIN
Serial clock input to and from the SCL bus
on the backplane.
4
GND
Ground. Connect this pin to a ground plane
for best results.
5
READY
This is an open-drain output which pulls
LOW when SDAIN and SCLIN are
disconnected from SDAOUT and SCLOUT,
and turns off when the two sides are
connected.
6
SDAIN
Serial data input to and from the SDA bus on
the backplane.
7
SDAOUT
Serial data output to and from the SDA bus
on the card.
8
VCC
Power supply.
FEATURE SELECTION CHART
FEATURES
PCA9510
PCA9511
PCA9512
PCA9513
PCA9514
Idle detect
Yes
Yes
Yes
Yes
Yes
High impedance SDA, SCL pins for VCC = 0 V
Yes
Yes
Yes
Yes
Yes
Rise time accelerator circuitry on all SDA and SCL lines
Yes
Yes
Yes
Yes
Rise time accelerator circuitry hardware disable pin for lightly loaded
systems
Yes
Rise time accelerator threshold 0.8 V vs 0.6 V improves noise margin
Yes
Yes
Ready open drain output
Yes
Yes
Yes
Yes
Two VCC pins to support 5 V to 3.3 V level translation with improved noise
margins
Yes
1 V precharge on all SDA and SCL lines
IN only
Yes
Yes
92
µA current source on SCLIN and SDAIN for PICMG applications
Yes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com