P89LPC930 datasheet(21/55 Pages) PHILIPS

21 / 55 page

Philips Semiconductors

P89LPC930/931

8-bit microcontrollers with two-clock 80C51 core

Product data

Rev. 05 — 15 December 2004

21 of 55

9397 750 14472

8.11 I/O ports

The P89LPC930/931 has four I/O ports: Port 0, Port 1, Port 2, and Port 3. Ports 0, 1

and 2 are 8-bit ports, and Port 3 is a 2-bit port. The exact number of I/O pins available

depend upon the clock and reset options chosen, as shown in Table 5.

[1]

Required for operation above 12 MHz.

Fig 5.

Interrupt sources, interrupt enables, and power-down wake-up sources.

002aaa432

IE0

EX0

IE1

EX1

BOF

EBO

KBIF

EKBI

INTERRUPT

TO CPU

WAKE-UP

(IF IN POWER-DOWN)

EWDRT

CMF2

CMF1

EA (IE0.7)

TF0

ET0

TF1

ET1

TI & RI/RI

ES/ESR

EST

EI2C

SPIF

ESPI

RTCF

ERTC

(RTCCON.1)

WDOVF

Table 5:

Number of I/O pins available

Clock source

Reset option

Number of I/O pins

(20-pin package)

On-chip oscillator or

Watchdog oscillator

No external reset (except during power-up)

External RST pin supported[1]

External clock input

No external reset (except during power-up)

External RST pin supported[1]

Low/medium/high

speed oscillator

(external crystal or

resonator)

No external reset (except during power-up)

External RST pin supported[1]

P89LPC930 数据表(PDF) 21 Page - NXP Semiconductors

P89LPC930 数据表(HTML) 21 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

数据表下载

链接网址

P89LPC930 数据表(PDF) 21 Page - NXP Semiconductors

P89LPC930 数据表(HTML) 21 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

数据表 下载

链接网址

数据表下载