 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
OMAP3530ECBBA 数据表(PDF) 223 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
OMAP3530ECBBA 数据表(HTML) 223 Page - Texas Instruments |
|
|
223 / 265 page  OMAP3530, OMAP3525 www.ti.com SPRS507H – FEBRUARY 2008 – REVISED OCTOBER 2013 • Port 3: – 12-bit TLL master mode (SDR) – 8-bit TLL master mode (DDR) 6.6.4.1 High-Speed Universal Serial Bus (USB) on Port 0 – 12-bit Slave Mode Table 6-96 and Table 6-97 assume testing over the recommended operating conditions (see Figure 6-49). Table 6-95. High-Speed USB Timing Conditions – 12-bit Slave Mode TIMING CONDITION PARAMETER VALUE UNIT Input Conditions tr Input Signal Rising Time 2.00 ns tf Input Signal Falling Time 2.00 ns Output Conditions Cload Output Load Capacitance 3.50 pF Table 6-96. High-Speed USB Timing Requirements – 12-bit Slave Mode(1) NO. PARAMETER 1.15 V UNIT MIN MAX HSU0 fp(CLK) hsusb0_clk clock frequency(2) (3) 60.03 MHz tj(CLK) Cycle Jitter(3), hsusb0_clk 500.00 ps HSU3 ts(DIRV-CLKH) Setup time, hsusb0_dir valid before hsusb0_clk rising edge 6.7 ns ts(NXTV-CLKH) Setup time, hsusb0_nxt valid before hsusb0_clk rising edge 6.7 ns HSU4 th(CLKH-DIRIV) Hold time, hsusb0_dir valid after hsusb0_clk rising edge 0.0 ns th(CLKH-NXT/IV) Hold time, hsusb0_nxt valid after hsusb0_clk rising edge 0.0 ns HSU5 ts(DATAV-CLKH) Setup time, hsusb0_data[0:7] valid before hsusb0_clk rising edge 6.7 ns HSU6 th(CLKH-DATIV) Hold time, hsusb0_data[0:7] valid after hsusb0_clk rising edge 0.0 ns (1) The timing requirements are assured for the cycle jitter error condition specified. (2) Related with the input maximum frequency supported by the I/F module. (3) Maximum cycle jitter supported by clk input clock. Table 6-97. High-Speed USB Switching Characteristics – 12-bit Slave Mode NO. PARAMETER 1.15 V UNIT MIN MAX HSU1 td(clkL-STPV) Delay time, hsusb0_clk high to output usb0_stp valid 9.0 ns td(clkL-STPIV) Delay time, hsusb0_clk high to output usb0_stp invalid 0.5 ns HSU2 td(clkL-DV) Delay time, hsusb0_clk high to output hsusb0_data[0:7] valid 9.0 ns td(clkL-DIV) Delay time, hsusb0_clk high to output hsusb0_data[0:7] invalid 0.5 ns tr(do) Rising time, output signals 2.0 ns tf(do) Falling time, output signals 2.0 ns Copyright © 2008–2013, Texas Instruments Incorporated TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS 223 Submit Documentation Feedback Product Folder Links: OMAP3530 OMAP3525 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
