数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

OMAP3530ECBBA 数据表(PDF) 227 Page - Texas Instruments

Click here to check the latest version.
部件名 OMAP3530ECBBA
功能描述  OMAP3530 and OMAP3525 Applications Processors
PDF  265 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

OMAP3530ECBBA 数据表(HTML) 227 Page - Texas Instruments

Back Button OMAP3530ECBBA Datasheet HTML 223Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 224Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 225Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 226Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 227Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 228Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 229Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 230Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 231Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 227 / 265 page
background image
hsusbx_tll_clk
hsusbx_tll_stp
hsusbx_tll_dir_&_nxt
hsusbx_tll_data[3:0]
Data_IN
Data_IN_(n+1)
Data_IN_(n+2)
Data_OUT
Data_OUT_(n+1)
HSU0
HSU6
HSU2
HSU3
HSU6
HSU1
HSU1
HSU4
HSU4
HSU5
HSU5
HSU7
HSU8
HSU7
030-089
OMAP3530, OMAP3525
www.ti.com
SPRS507H – FEBRUARY 2008 – REVISED OCTOBER 2013
Table 6-106. High-Speed USB Switching Characteristics – 8-bit TLL Master Mode(1)
NO.
PARAMETER
1.15 V
UNIT
MIN
MAX
HSU0
fp(CLK)
hsusbx_tll_clk clock frequency
60
MHz
tj(CLK)
Jitter standard deviation(2), hsusbx_tll_clk
200
ps
HSU1
tj(CLK)
Duty cycle, hsusbx_tll_clk pulse duration (low and high)
47.6%
52.4%
HSU6
td(CLKL-DIRV)
Delay time, hsusbx_tll_clk high to output hsusbx_tll_dir valid
9
ns
td(CLKL-DIRIV)
Delay time, hsusbx_tll_clk high to output hsusbx_tll_dir invalid
0
ns
td(CLKL-NXTV)
Delay time, hsusbx_tll_clk high to output hsusbx_tll_nxt valid
9
ns
td(CLKL-NXTIV)
Delay time, hsusbx_tll_clk high to output hsusbx_tll_nxt invalid
0
ns
HSU7
td(CLKL-DV)
Delay time, hsusbx_tll_clk high to output hsusbx_tll_data[3:0] valid
4
ns
HSU8
td(CLKL-DIV)
Delay time, hsusbx_tll_clk high to output hsusbx_tll_data[3:0] invalid
0
ns
tR(do)
Rise time, output signals
2
ns
tF(do)
Fall time, output signals
2
ns
(1)
In hsusbx, x is equal to 1, 2, or 3.
(2)
The jitter probability density can be approximated by a Gaussian function.
In hsusbx, x is equal to 1, 2, or 3.
Figure 6-52. High-Speed USB – 8-bit TLL Master Mode
Copyright © 2008–2013, Texas Instruments Incorporated
TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS
227
Submit Documentation Feedback
Product Folder Links: OMAP3530 OMAP3525



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com