数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

OMAP3530ECBBA 数据表(PDF) 142 Page - Texas Instruments

Click here to check the latest version.
部件名 OMAP3530ECBBA
功能描述  OMAP3530 and OMAP3525 Applications Processors
PDF  265 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

OMAP3530ECBBA 数据表(HTML) 142 Page - Texas Instruments

Back Button OMAP3530ECBBA Datasheet HTML 138Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 139Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 140Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 141Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 142Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 143Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 144Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 145Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 146Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 142 / 265 page
background image
OMAP
DLL
vdds_dpll_dll
PowerRail
DPLL4
DPLL1
DPLL2
DPLL3
vdds_dpll_per
DPLL5
030-016
OMAP3530, OMAP3525
SPRS507H – FEBRUARY 2008 – REVISED OCTOBER 2013
www.ti.com
4.3
DPLL and DLL Specifications
The OMAP3530/25 integrates seven DPLLs and a DLL. The PRM and CM drive five of them, while the
sixth ( not supported ) and the seventh ( not supported ) are controlled by the display subsystem.
The five main DPLLs are:
DPLL1 (MPU)
DPLL2 (IVA2 )
DPLL3 (Core)
DPLL4 (Peripherals)
DPLL5 (Second Peripherals DPLL)
Figure 4-9 illustrates the DLL and DPLL implementation.
(1)
Figure 4-9. DPLL and DLL Implementation
For more information on the OMAP3530/25 Applications Processor DPLLs and clocking structure, see the
Power, Reset, and Clock management (PRCM) chapter of the OMAP35x Applications Processor TRM
(literature number SPRUFA5).
4.3.1
Digital Phase-Locked Loop (DPLL)
The DPLL provides all interface clocks and some functional clocks (such as the processor clocks) of the
OMAP3530/25 device.
DPLL1 and DPLL2 get an always-on clock used to produce the synthesized clock. They get a high-speed
bypass clock used to switch the DPLL output clock on this high-speed clock during bypass mode.
The high-speed bypass clock is an L3 divided clock (programmable by 1 or 2) that saves DPLL processor
power consumption when the processor does not need to run faster than the L3 clock speed, or optimizes
performance during frequency scaling.
Each DPLL synthesized frequency is set by programming M (multiplier) and N (divider) factors. In addition,
all DPLL outputs can be controlled by an independent divider (M2 to M6).
The clock generating DPLLs of the OMAP3530/25 device have following features:
Independent power domain per DPLL
Controlled by clock-manager (CM)
Fed with always-on system clock with independent gating control per DPLL
142
CLOCK SPECIFICATIONS
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: OMAP3530 OMAP3525



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com