| 数据搜索系统,热门电子元器件搜索 |
|
OMAP3530ECBC 数据表(PDF) 248 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
OMAP3530ECBC 数据表(HTML) 248 Page - Texas Instruments |
|
248 / 265 page ![]() OMAP3530, OMAP3525 SPRS507H – FEBRUARY 2008 – REVISED OCTOBER 2013 www.ti.com Table 6-139. MMC/SD/SDIO Switching Characteristics – Standard SD Mode (continued) NO. PARAMETER 1.15 V 1.0 V UNIT MIN MAX MIN MAX SD2 tW(clkL) Typical pulse duration, output clk low Y(5)*PO(4) Y(5)*PO(4) ns tdc(clk) Duty cycle error, output clk 2083.3 4166.7 ps tj(clk) Jitter standard deviation(6), output clk 200 200 ps MMC/SD/SDIO Interface 1 (1.8 V IO) tc(clk) Rise time, output clk 10 10 ns tW(clkH) Fall time, output clk 10 10 ns tW(clkL) Rise time, output data 10 10 ns tdc(clk) Fall time, output data 10 10 ns SD5 td(CLKOH-CMD) Delay time, mmc1_clk rising clock edge to 6.1 35.5 6.3 77 ns mmc1_cmd transition SD6 td(CLKOH-DATx) Delay time, mmc1_clk rising clock edge to 6.1 35.5 6.3 77 ns mmc1_datx transition MMC/SD/SDIO Interface 1 (3.0 V IO) tc(clk) Rise time, output clk 10 10 ns tW(clkH) Fall time, output clk 10 10 ns tW(clkL) Rise time, output data 10 10 ns tdc(clk) Fall time, output data 10 10 ns SD5 td(CLKOH-CMD) Delay time, mmc1_clk rising clock edge to 6.1 35.5 6.3 77 ns mmc1_cmd transition SD6 td(CLKOH-DATx) Delay time, mmc1_clk rising clock edge to 6.1 35.5 6.3 77 ns mmc1_datx transition MMC/SD/SDIO Interface 2 tc(clk) Rise time, output clk 10 10 ns tW(clkH) Fall time, output clk 10 10 ns tW(clkL) Rise time, output data 10 10 ns tdc(clk) Fall time, output data 10 10 ns SD5 td(CLKOH-CMD) Delay time, mmc2_clk rising clock edge to 6.1 35.5 6.3 77 ns mmc2_cmd transition SD6 td(CLKOH-DATx) Delay time, mmc2_clk rising clock edge to 6.1 35.5 6.3 77 ns mmc2_datx transition MMC/SD/SDIO Interface 3 tc(clk) Rise time, output clk 10 10 ns tW(clkH) Fall time, output clk 10 10 ns tW(clkL) Rise time, output data 10 10 ns tdc(clk) Fall time, output data 10 10 ns SD5 td(CLKOH-CMD) Delay time, mmc3_clk rising clock edge to 6.1 35.5 6.3 77 ns mmc3_cmd transition SD6 td(CLKOH-DATx) Delay time, mmc3_clk rising clock edge to 6.1 35.5 6.3 77 ns mmc3_datx transition (5) The Y parameter is defined as shown in Table 6-141. (6) The jitter probability density can be approximated by a Gaussian function. Table 6-140. X Parameter CLKD X 1 or Even 0.5 Odd (trunk[CLKD/2]+1)/CLKD 248 TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS Copyright © 2008–2013, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: OMAP3530 OMAP3525 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |