数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

OMAP3530ECUS72 数据表(PDF) 165 Page - Texas Instruments

Click here to check the latest version.
部件名 OMAP3530ECUS72
功能描述  OMAP3530 and OMAP3525 Applications Processors
PDF  265 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

OMAP3530ECUS72 数据表(HTML) 165 Page - Texas Instruments

Back Button OMAP3530ECUS72 Datasheet HTML 161Page - Texas Instruments OMAP3530ECUS72 Datasheet HTML 162Page - Texas Instruments OMAP3530ECUS72 Datasheet HTML 163Page - Texas Instruments OMAP3530ECUS72 Datasheet HTML 164Page - Texas Instruments OMAP3530ECUS72 Datasheet HTML 165Page - Texas Instruments OMAP3530ECUS72 Datasheet HTML 166Page - Texas Instruments OMAP3530ECUS72 Datasheet HTML 167Page - Texas Instruments OMAP3530ECUS72 Datasheet HTML 168Page - Texas Instruments OMAP3530ECUS72 Datasheet HTML 169Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 165 / 265 page
background image
OMAP3530, OMAP3525
www.ti.com
SPRS507H – FEBRUARY 2008 – REVISED OCTOBER 2013
Table 6-6. GPMC/NOR Flash Interface Asynchronous Timing – Internal Parameters(1) (2) (continued)
NO.
PARAMETER
1.15 V
1.0 V
0.9 V
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
FI5
Maximum address valid generation delay from internal
6.5
9.1
13.7
ns
functional clock
FI6
Maximum byte enable generation delay from internal
6.5
9.1
13.7
ns
functional clock
FI7
Maximum output enable generation delay from internal
6.5
9.1
13.7
ns
functional clock
FI8
Maximum write enable generation delay from internal
6.5
9.1
13.7
ns
functional clock
FI9
Maximum functional clock skew
100
170
200
ps
Table 6-7. GPMC/NOR Flash Interface Timing Requirements – Asynchronous Mode
NO.
PARAMETER
1.15 V
1.0 V
0.9 V
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
FA5(1)
tacc(DAT)
Data maximum access
H(2)
H(2)
H(2)
GPMC_FCLK cycles
time
FA20(3)
tacc1-pgmode(DAT) Page mode successive
P(4)
P(4)
P(4)
GPMC_FCLK cycles
data maximum access
time
FA21(5)
tacc2-pgmode(DAT) Page mode first data
H(2)
H(2)
H(2)
GPMC_FCLK cycles
maximum access time
(1)
The FA5 parameter illustrates the amount of time required to internally sample input Data. It is expressed in number of GPMC functional
clock cycles. From start of read cycle and after FA5 functional clock cycles, input Data is internally sampled by active functional clock
edge. FA5 value must be stored inside the AccessTime register bit field.
(2)
H = AccessTime * (TimeParaGranularity + 1)
(3)
The FA20 parameter illustrates amount of time required to internally sample successive input Page Data. It is expressed in number of
GPMC functional clock cycles. After each access to input Page Data, next input Page Data is internally sampled by active functional
clock edge after FA20 functional clock cycles. The FA20 value must be stored in the PageBurstAccessTime register bit field.
(4)
P = PageBurstAccessTime * (TimeParaGranularity + 1)
(5)
The FA21 parameter illustrates amount of time required to internally sample first input Page Data. It is expressed in number of GPMC
functional clock cycles. From start of read cycle and after FA21 functional clock cycles, First input Page Data is internally sampled by
active functional clock edge. FA21 value must be stored inside the AccessTime register bit field.
Table 6-8. GPMC/NOR Flash Interface Switching Characteristics – Asynchronous Mode
NO.
PARAMETER
1.15 V
1.0 V
0.9 V
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
tR(DO)
Rise time, output data
2.0
2.0
2.0
ns
tF(DO)
Fall time, output data
2.0
2.0
2.0
ns
FA0
tW(nBEV)
Pulse duration,
Read
N(12)
N(12)
N(12)
ns
gpmc_nbe0_cl
Write
N(12)
N(12)
N(12)
ns
e, gpmc_nbe1
valid time
FA1
tW(nCSV)
Pulse duration,
Read
A(1)
A(1)
A(1)
ns
gpmc_ncsx(13)
Write
A(1)
A(1)
A(1)
ns
v low
FA3
td(nCSV-nADVIV)
Delay time,
Read
B(2) – 0.2
B(2) + 2.0
B(2) – 0.2
B(2) + 2.6
B(2) – 0.2
B(2) + 3.7
ns
gpmc_ncsx(13)
Write
B(2) – 0.2
B(2) + 2.0
B(2) – 0.2
B(2) + 2.6
B(2) – 0.2
B(2) + 3.7
ns
valid to
gpmc_nadv_al
e invalid
FA4
td(nCSV-nOEIV)
Delay time,
C(3) – 0.2
C(3) + 2.0
C(3) – 0.2
C(3) + 2.6
C(3) – 0.2
C(3) + 3.7
ns
gpmc_ncsx(13) valid to
gpmc_noe invalid
(Single read)
FA9
td(AV-nCSV)
Delay time, address
J(9) – 0.2
J(9) + 2.0
J(9) – 0.2
J(9) + 2.6
J(9) – 0.2
J(9) + 3.7
ns
bus valid to
gpmc_ncsx(13) valid
Copyright © 2008–2013, Texas Instruments Incorporated
TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS
165
Submit Documentation Feedback
Product Folder Links: OMAP3530 OMAP3525



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com