ADP1761ACPZ-R7 datasheet(5/19 Pages) AD

5 / 19 page

ADP1761

Data Sheet

Rev. 0 | Page 4 of 18

Parameter

Symbol

Test Conditions/Comments

Min

Typ

Max

Unit

THERMAL SHUTDOWN

Threshold

TSSD

TJ rising

150

°C

Hysteresis

TSSD-HYS

°C

POWER-GOOD (PG) OUTPUT THRESHOLD

Output Voltage

Falling

PGFALL

1.1 V ≤ VIN ≤ 1.98 V

−7.5

Rising

PGRISE

1.1 V ≤ VIN ≤ 1.98 V

−5

PG OUTPUT

Output Voltage Low

PGLOW

1.1 V ≤ VIN ≤ 1.98 V, IPG ≤ 1 mA

0.35

Leakage Current

IPG-LKG

1.1 V ≤ VIN ≤ 1.98 V

0.01

μA

Delay1

PGDELAY

ENRISING to PGRISING

0.75

PRECISION EN INPUT

1.1 V ≤ VIN ≤ 1.98 V

Logic Input

High

ENHIGH

595

625

690

Low

ENLOW

550

580

630

Input Logic Hysteresis

ENHYS

Input Leakage Current

IEN-LKG

EN = VIN or GND

0.01

μA

Input Delay Time

tIEN-DLY

From EN rising from 0 V to VIN to 0.1 × VOUT

100

μs

UNDERVOLTAGE LOCKOUT

UVLO

Input Voltage

Rising

UVLORISE

TJ = −40°C to +125°C

1.01

1.06

Falling

UVLOFALL

TJ = −40°C to +125°C

0.87

0.93

Hysteresis

UVLOHYS

1 Guaranteed by design and characterization; not production tested.

2 Based on an endpoint calculation using 10 mA and 1 A loads.

3 Dropout voltage is defined as the input to output voltage differential when the input voltage is set to the nominal output voltage, which applies only for output

voltages above 1.1 V.

4 Start-up time is defined as the time from the rising edge of EN to VOUT being at 90% of its nominal value.

5 Current-limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 1.0 V

output voltage is defined as the current that causes the output voltage to drop to 90% of 1.0 V, or 0.9 V.

INPUT AND OUTPUT CAPACITOR: RECOMMENDED SPECIFICATIONS

Table 3.

Parameter

Symbol

Test Conditions/Comments

Min

Typ

Max

Unit

CAPACITANCE1

TA = −40°C to +125°C

Input

CIN

7.0

μF

Output

COUT

7.0

μF

Regulator

CREG

0.7

μF

Reference

CREF

0.7

μF

CAPACITOR EQUIVALENT SERIES RESISTANCE (ESR)

RESR

TA = −40°C to +125°C

CIN, COUT

0.001

0.5

CREG, CREF

0.001

0.2

1 The minimum input and output capacitance must be >7.0 μF over the full range of the operating conditions. Consider the full range of the operating conditions in the

application during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended. Y5V and Z5U

capacitors are not recommended for use with any LDO.

ADP1761ACPZ-R7 数据表(PDF) 5 Page - Analog Devices

ADP1761ACPZ-R7 数据表(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

数据表下载

链接网址

ADP1761ACPZ-R7 数据表(PDF) 5 Page - Analog Devices

ADP1761ACPZ-R7 数据表(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

数据表 下载

链接网址

数据表下载