| 数据搜索系统,热门电子元器件搜索 |
|
CS8412 数据表(PDF) 22 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS8412 数据表(HTML) 22 Page - Cirrus Logic |
|
22 / 38 page ![]() CS8411 CS8412 22 DS61F1 Receiver Interface RXP, RXN - Differential Line Receivers, PINS 9, 10. RS422 compatible line receivers. Described in detail in Appendix A. Phase Locked Loop MCK - Master Clock, PIN 19. Low jitter clock output of 256 times the received sample frequency. FILT - Filter, PIN 20. An external 1k Ω resistor and 0.047 µF capacitor are required from the FILT pin to analog ground. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |