| 数据搜索系统,热门电子元器件搜索 |
|
831752 数据表(PDF) 10 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
831752 数据表(HTML) 10 Page - Integrated Device Technology |
|
10 / 18 page ![]() 10 ©2016 Integrated Device Technology, Inc Revision B June 28, 2016 831752 Data Sheet 3.3V Differential Clock Input Interface The CLK/nCLK accepts HCSL, LVDS and LVPECL and other differential signals. Both differential signals must meet the VPP and VCMR input requirements. Figures 2A to 2E show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements. The figures below also apply to FCLK/ nFCLK operating as an input. Figure 3A. CLK/nCLK Input Driven by a 3.3V LVPECL Driver Figure 3C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver Figure 3E. CLK/nCLK Input Driven by a 3.3V LVDS Driver Figure 3B. CLK/nCLK Input Driven by a 3.3V HCSL Driver Figure 3D. CLK/nCLK Input Driven by a 3.3V LVPECL Driver with AC Couple R3 125 R4 125 R1 84 R2 84 3.3V Zo = 50 Ω Zo = 50 Ω CLK nCLK 3.3V 3.3V LVPECL Differential Input 3.3V R1 100 LVDS CLK nCLK 3.3V Differential Input Zo = 50 Ω Zo = 50 Ω HCSL *R3 *R4 CLK nCLK 3.3V 3.3V Differential Input |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |