MCP79400 datasheet(9/62 Pages) MICROCHIP

9 / 62 page

 2011-2016 Microchip Technology Inc.

DS20005009F-page 9

MCP79400/MCP79401/MCP79402

4.0

I2C BUS CHARACTERISTICS

4.1

I2C Interface

The MCP7940X supports a bidirectional 2-wire bus and

data transmission protocol. A device that sends data

onto the bus is defined as transmitter, and a device

receiving data as receiver. The bus has to be controlled

by a master device which generates the Start and Stop

conditions, while the MCP7940X works as slave. Both

master and slave can operate as transmitter or

receiver, but the master device determines which mode

is activated.

4.1.1

BUS CHARACTERISTICS

The following bus protocol has been defined:

• Data transfer may be initiated only when the bus

is not busy.

• During data transfer, the data line must remain

stable whenever the clock line is high. Changes in

the data line while the clock line is high will be

interpreted as a Start or Stop condition.

Accordingly, the following bus conditions have been

defined (Figure 4-1).

4.1.1.1

Bus Not Busy (A)

Both data and clock lines remain high.

4.1.1.2

Start Data Transfer (B)

A high-to-low transition of the SDA line while the clock

(SCL) is high determines a Start condition. All

commands must be preceded by a Start condition.

4.1.1.3

Stop Data Transfer (C)

A low-to-high transition of the SDA line while the clock

(SCL) is high determines a Stop condition. All

operations must end with a Stop condition.

4.1.1.4

Data Valid (D)

The state of the data line represents valid data when,

after a Start condition, the data line is stable for the

duration of the high period of the clock signal.

The data on the line must be changed during the low

period of the clock signal. There is one bit of data per

clock pulse.

Each data transfer is initiated with a Start condition and

terminated with a Stop condition. The number of the

data bytes transferred between the Start and Stop

conditions is determined by the master device.

4.1.1.5

Acknowledge

Each receiving device, when addressed, is obliged to

generate an Acknowledge signal after the reception of

each byte. The master device must generate an extra

clock pulse which is associated with this Acknowledge

bit.

A device that acknowledges must pull down the SDA

line during the Acknowledge clock pulse in such a way

that the SDA line is stable-low during the high period of

the Acknowledge-related clock pulse. Of course, setup

and hold times must be taken into account. During

reads, a master must signal an end of data to the slave

by NOT generating an Acknowledge bit on the last byte

that has been clocked out of the slave. In this case, the

slave (MCP7940X) will leave the data line high to

enable the master to generate the Stop condition.

FIGURE 4-1:

DATA TRANSFER SEQUENCE ON THE SERIAL BUS

Note 1:

The MCP7940X does not generate an

Acknowledge bit in response to an

EEPROM control byte if an internal

EEPROM programming cycle is in

progress, but the SRAM and RTCC

registers can still be accessed.

The I2C interface is disabled while

operating from the backup power supply.

Address or

Acknowledge

Valid

Data

Allowed

to Change

Stop

Condition

Start

Condition

SCL

SDA

(A)

(B)

(D)

(C)

(A)

MCP79400 数据表(PDF) 9 Page - Microchip Technology

MCP79400 数据表(HTML) 9 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表下载