LM81 datasheet(21/32 Pages) NSC

21 / 32 page

Functional Description (Continued)

9.0 THE LM81 INTERRUPT STRUCTURE

Figure 17 depicts the Interrupt Structure of the LM81. The

LM81 can generate Interrupts as a result of each of its inter-

nal WATCHDOG registers on the analog, temperature, and

fan inputs.

External Interrupts can come from the following source.

While the label suggests a specific type or source of Inter-

rupt, this label is not a restriction of its usage, and it could

come from any desired source:

•

Chassis Intrusion:

This is an active high interrupt

from any type of device that detects and captures chassis

intrusion violations. This could be accomplished me-

chanically, optically, or electrically, and circuitry external

to the LM81 is expected to latch the event. The design of

the LM81 allows this input to go high even with no power

applied to the LM81, and no clamping or other interfer-

ence with the line will occur. This line can also be pulled

low for at least 20 ms by the LM81 to reset a typical

Chassis Intrusion circuit. Accomplish this reset by setting

Bit 7 of CI Clear Register (45h) high. The bit in the Reg-

ister is self-clearing.

All interrupts are indicated in the two Interrupt Status Regis-

ters. The INT output has two mask registers, and individual

masks for each Interrupt. As described in Section 3.3, the

hardware Interrupt line can also be enabled/disabled in the

Configuration Register.

DS100072-22

FIGURE 17. Interrupt Structure

LM81 数据表(PDF) 21 Page - National Semiconductor (TI)