WM8753LEBSLASHV datasheet(60/87 Pages) WOLFSON

60 / 87 page

Advanced Information

WM8753L

AI Rev 3.1 June 2004

PMS selects Voice audio interface operation in master or slave mode. In Master mode VXCLK and

VXFS are outputs. The frequency of FS is set by the sample rate control bits SRMODE and PSR. In

Slave mode VXCLK and VXFS are inputs.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

ADCDOP

ADC

data

output

ADCDAT

and

VXDOUT enable

0 = ADC data output to ADCDAT or

VXDOUT as selected by IFMODE[1:0]

1 = ADC data output to ADCDAT and

VXDOUT

VXCLKINV

VXCLK invert bit (for master and slave

modes)

0 = VXCLK not inverted

1 = VXCLK inverted

PMS

Voice Interface Master / Slave Mode

Control

1 = Enable Master Mode

0 = Enable Slave Mode

MONO

Mono ADC data only

1 = output left channel ADC data only

0 = output left and right ADC data

Vx DAC and ADC right, left and I

modes VXCLK polarity

1 = invert VXCLK polarity

0 = normal VXCLK polarity

PLRP

Vx DAC and ADC DSP Mode – mode

A/B select

1 = MSB is available on 1

st VXCLK rising

edge after VXFS rising edge (mode B)

0 = MSB is available on 2

nd VXCLK

rising edge after VXFS rising edge

(mode A)

3:2

PWL[1:0]

Vx DAC and ADC Audio Data Word

Length

11 = 32 bits (see Note)

10 = 24 bits

01 = 20 bits

00 = 16 bits

R3 (03h)

Digital Voice

Audio

Interface

Format

1:0

PFORMAT[1:

Vx DAC and ADC Audio Data Format

Select

11 = DSP Mode

10 = I

2S Format

01 = Left justified

00 = Right justified

Table 55 Audio Data Format Control

Note: Right Justified mode does not support 32-bit data.

WM8753LEB/V 数据表(PDF) 60 Page - Wolfson Microelectronics plc

WM8753LEB/V 数据表(HTML) 60 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

数据表下载