| 数据搜索系统,热门电子元器件搜索 |
|
WM9711 数据表(PDF) 49 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM9711 数据表(HTML) 49 Page - Wolfson Microelectronics plc |
|
49 / 66 page ![]() Production Data WM9711L w PD Rev 4.1 April 2004 49 AC-Link powerdown occurs when PR4 (register 26h, bit 12) is set (see “Power Management” section). PARAMETER SYMBOL MIN TYP MAX UNIT End of Slot 2 to BITCLK and SDATAIN low tS2_PDOWN 1.0 µs COLD RESET (ASYNCHRONOUS, RESETS REGISTER SETTINGS) RESETB BITCLK t RST_LOW t RST2CLK Figure 13 Cold Reset Timing Note: For correct operation SDATAOUT and SYNC must be held LOW for entire RESETB active low period otherwise the device may enter test mode. See AC'97 specification or Wolfson applications note WAN104 for more details. PARAMETER SYMBOL MIN TYP MAX UNIT RESETB active low pulse width tRST_LOW 1.0 µs RESETB inactive to BITCLK startup delay tRST2CLK 162.8 ns WARM RESET (ASYNCHRONOUS, PRESERVES REGISTER SETTINGS) Figure 14 Warm Reset Timing PARAMETER SYMBOL MIN TYP MAX UNIT SYNC active high pulse width tSYNC_HIGH 1.3 µs SYNC inactive to BITCLK startup delay tRST2CLK 162.4 ns |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |