数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8772 数据表(PDF) 49 Page - Wolfson Microelectronics plc

部件名 WM8772
功能描述  24 BIT 192KHZ 6 CHANNEL CODEC WITH VOLUME CONTROL
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8772 数据表(HTML) 49 Page - Wolfson Microelectronics plc

Back Button WM8772 Datasheet HTML 45Page - Wolfson Microelectronics plc WM8772 Datasheet HTML 46Page - Wolfson Microelectronics plc WM8772 Datasheet HTML 47Page - Wolfson Microelectronics plc WM8772 Datasheet HTML 48Page - Wolfson Microelectronics plc WM8772 Datasheet HTML 49Page - Wolfson Microelectronics plc WM8772 Datasheet HTML 50Page - Wolfson Microelectronics plc WM8772 Datasheet HTML 51Page - Wolfson Microelectronics plc WM8772 Datasheet HTML 52Page - Wolfson Microelectronics plc WM8772 Datasheet HTML 53Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 70 page
background image
Production Data
WM8772EFT – 32 PIN TQFP
w
PD Rev 4.1 October 2004
49
INPUT FORMAT SELECTION
In hardware mode, ML/I2S and MC/IWL become input controls for selection of input data format type
and input data word length for both the ADC and DAC.
ML/I2S
MC/IWL
INPUT DATA MODE
0
0
24-bit right justified
0
1
20-bit right justified
1
0
16-bit I
2S
1
1
24-bit I
2S
Table 19 Input Format Selection
Note:
In 24 bit I
2S mode, any width of 24 bits or less is supported provided that the left/right clocks
(ADCLRC and DACLRC) are high for a minimum of 24 bit clocks (ADCBCLK and DACBCLK) and
low for a minimum of 24 bit clocks.
DE-EMPHASIS CONTROL
In hardware mode, the MD/DM pin becomes an input control for selection of de-emphasis filtering to
be applied.
MD/DM
DE-EMPHASIS
0
Off
1
On
Table 20 De-emphasis Control
DIGITAL AUDIO INTERFACE
MASTER AND SLAVE MODES
The audio interface operates in either Slave or Master mode, selectable using the DACMS and
ADCMS control bits. In both Master and Slave modes DIN1/2/3 are always inputs to the
WM8772EFT and DOUT is always an output. The default is Slave mode for ADC and DAC.
In Slave mode, ADCLRC, DACLRC and ADCBCLK, DACBCLK are inputs to the WM8772EFT
(Figure 21). DIN1/2/3, ADCLRC and DACLRC are sampled by the WM8772EFT on the rising edge of
ADCBCLK and DACBCLK respectively. ADC data is output on DOUT and changes on the falling
edge of ADCBCLK.
By setting the control bit DACBCP the polarity of DACBCLK may be reversed so that DIN1/2/3 and
DACLRC are sampled on the falling edge of DACBCLK.
By setting the control bit ADCBCP the polarity of ADCBCLK may be reversed so that ADCLRC is
sampled on the falling edge of ADCBCLK and DOUT changes on the rising edge of ADCBCLK.
ADCLRC
DOUT
DACBCLK
DIN1/2/3
DACLRC
WM8772
CODEC
DSP
ENCODER/
DECODER
3
ADCBCLK
Figure 41 Slave Mode
In Master mode, ADCLRC, DACLRC, ADCBCLK and DACBCLK are outputs from the WM8772EFT
(Figure 22). ADCLRC, DACLRC, ADCBCLK and DACBCLK are generated by the WM8772EFT.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com