数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LMF100CIWM 数据表(PDF) 24 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 LMF100CIWM
功能描述  High Performance Dual Switched Capacitor Filter
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

LMF100CIWM 数据表(HTML) 24 Page - National Semiconductor (TI)

Back Button LMF100CIWM Datasheet HTML 20Page - National Semiconductor (TI) LMF100CIWM Datasheet HTML 21Page - National Semiconductor (TI) LMF100CIWM Datasheet HTML 22Page - National Semiconductor (TI) LMF100CIWM Datasheet HTML 23Page - National Semiconductor (TI) LMF100CIWM Datasheet HTML 24Page - National Semiconductor (TI) LMF100CIWM Datasheet HTML 25Page - National Semiconductor (TI) LMF100CIWM Datasheet HTML 26Page - National Semiconductor (TI) LMF100CIWM Datasheet HTML 27Page - National Semiconductor (TI) LMF100CIWM Datasheet HTML 28Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 24 / 28 page
background image
3.0 Applications Information
(Continued)
Mode 1b
Mode 2 and Mode 5
Mode 3
Mode 6a and 6c
Mode 6b
In many applications, the outputs are ac coupled and dc off-
sets are not bothersome unless large signals are applied to
the filter input. However, larger offset voltages will cause
clipping to occur at lower ac signal levels, and clipping at any
of the outputs will cause gain nonlinearities and will change
f
0 and Q. When operating in Mode 3, offsets can become ex-
cessively large if R
2 and R4 are used to make fCLK/f0 signifi-
cantly higher than the nominal value, especially if Q is also
high.
For example,
Figure 23 shows a second-order 60 Hz notch
filter. This circuit yields a notch with about 40 dB of attenua-
tion at 60 Hz. A notch is formed by subtracting the bandpass
output of a mode 3 configuration from the input using the un-
used side B opamp. The Q is 10 and the gain is 1 V/V in the
passband. However, f
CLK/f0 = 1000 to allow for a wide input
spectrum. This means that for pin 12 tied to ground (100:1
mode), R4/R2 = 100. The offset voltage at the lowpass out-
put (LP) will be about 3V. However, this is an extreme case
and the resistor ratio is usually much smaller. Where neces-
sary, the offset voltage can be adjusted by using the circuit of
Figure 24. This allows adjustment of V
OS1, which will have
varying effects on the different outputs as described in the
above equations. Some outputs cannot be adjusted this way
in some modes, however (V
OS(BP) in modes 1a and 3, for
example).
DS005645-12
FIGURE 22. Offset Voltage Sources
www.national.com
24



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com